A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 15, Issue 12, 2005, Pages 1615-1628

  Wu, Bing Fei ^a,b,c   Lin, Chung Fu ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^c Department of Electrical Engineering and Control Engineering ^*  (Taiwan)

Author keywords

JPEG 2000; Lifting based discrete wavelet transform (DWT); Two dimensional (2 D) DWT

Indexed keywords

JPEG 2000; LIFTING-BASED DISCRETE WAVELET TRANSFORMS (DWT); TWO-DIMENSIONAL (2-D) DWT;

DATA REDUCTION; DIGITAL ARITHMETIC; DISCRETE TIME CONTROL SYSTEMS; PIPELINE PROCESSING SYSTEMS; WAVELET TRANSFORMS;

COMPUTER ARCHITECTURE;

EID: 29144458197     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2005.858610     Document Type: Article

References (26)

1. Information Technology - JPEG 2000 Image Coding System, ISO/IEC. ISO/IEC 15 444-1, 2000.
2. G. Xing, J. Li, and Y. Q. Zhang, "Arbitrarily shaped video-object coding by wavelet," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 10, pp. 1135-1139, Oct. 2001.
3. M. Martone, "Multiresolution sequence detection in rapidly fading channels based on focused wavelet decompositions," IEEE Trans. Commun., vol. 49, no. 8, pp. 1388-1401, Aug. 2001.
4. S.-C. B. Lo, H. Li, and M. T. Freedman, "Optimization of wavelet decomposition for image compression and feature preservation," IEEE Trans. Med. Imag., vol. 22, no. 9, pp. 1141-1151, Sep. 2003.
5. K. K. Parhi and T. Nishitani, "VLSI architectures for discrete wavelet transforms," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 6, pp. 191-202, Jun. 1993.
6. M. Vishwanath, "The recursive pyramid algorithm for the discrete wavelet transform," IEEE Trans. Signal Process., vol. 42, no. 3, pp. 673-676, Mar. 1994.
7. M. Vishwanath, R. M. Owens, and M. J. Irwin, "VLSI architectures for the discrete wavelet transform," IEEE Trans. Circuits Systems II, Analog. Digit. Signal Process., vol. 42, no. 5, pp. 305-316, May 1995.
8. C. Chakrabarti and C. Mumford, "Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform," in Proc. IEEE ICASSP, May 1996, pp. 3256-3259.
9. C. Chakrabarti and M. Vishwanath, "Efficient realizations of the discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers," IEEE Trans. Signal Process., vol. 43, no. 3, pp. 759-771, Mar. 1995.
10. N. D. Zervas, G. P. Anagnostopoulos, V. Spiliotopoulos, Y. Andreopoulos, and C. E. Goutis, "Evaluation of design alternatives for the 2-D-discrete wavelet transform," IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 12, pp. 1246-1262, Dec. 2001.
11. I. Daubechies and W. Sweldens, "Factoring wavelet transform into lifting steps," J. Fourier Anal. Applicat., vol. 4, pp. 247-269, 1998.
12. W. Sweldens, "The new philosophy in biorthogonal wavelet constructions," Proc. SPIE, vol. 2569, pp. 68-79, 1995.
13. C. Chrysafis and A. Ortega, "Line-based, reduced memory, wavelet image compression," IEEE Trans. Signal Process., vol. 9, no. 3, pp. 378-389, Mar. 2000.
14. J. M. Jou, Y. H. Shiau, and C. C. Liu, "Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme," in Proc. IEEE ISCAS, vol. 2, 2001, pp. 529-529.
15. C. J. Lian, K. F. Chen, H. H. Chen, and L. G. Chen, "Lifting based discrete wavelet transform architecture for JPEG2000," in Proc. IEEE ISCAS, vol. 2, 2001, pp. 445-445.
16. H. Meng and Z. Wang, "Fast spatial combinative lifting algoirthm of wavelet transform using the 9/7 filter for image block compression," Electron. Lett., vol. 36, no. 21, pp. 1766-1767, Oct. 2000.
17. C. T. Huang, P. C. Tseng, and L. G. Chen, "Efficient VLSI architectures of lifting-based discrete wavelet transform by systematic design method," in Proc. IEEE ISCAS, vol. 5, May 2002, pp. 565-568.
18. K. Andra, C. Chakrabati, and T. Acharya, "A VLSI architecture for lifting-based forward and inverse wavelet transform," IEEE Trans. Signal Process., vol. 50, no. 4, pp. 966-977, Apr. 2002.
19. P. C. Tseng, C. T. Huang, and L. G. Chen, "Generic RAM-based architecture for two-dimensional diserete wavelet transform with line-based method," in Proc. Asia-Pacific Conf. Circuits and Systems, 2002, pp. 363-366.
20. H. Liao, M. K. Mandai, and B. F. Cockburn, "Efficient architectures for 1-D and 2-D lifting-based wavelet transforms," IEEE Trans. Signal Process., vol. 52, no. 5, pp. 1315-1326, May 2004.
21. C. T. Huang, P. C. Tseng, and L. G. Chen, "Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform," in Proc. IEEE ISCAS, 2002, pp. 383-388.
22. _, "Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform," IEEE Trans. Signal Process., vol. 52, no. 4, pp. 1080-1089, Apr. 2004.
23. USC-SIPI Image Database. [Online]. Available: http://sipi.usc.edu/services/database/
24. B. F. Wu and C. F. Lin, "A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transforms," in Proc. IEEE ISCAS, vol. II, May 2003, pp. 732-735.
25. L. Liu, X. Wang, H. Meng, L. Zhang, Z. Wang, and H. Chen, "A VLSI architecture of spatial combinative lifting algorithm based 2-D DWT/IDWT," in Proc. 2002 Asia-Pacific Conf. Circuits and Systems, vol. 2, Oct. 2002, pp. 299-304.
26. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1997.