|
Volumn 2, Issue , 2003, Pages
|
A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transform
a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
SIGNAL FILTERING AND PREDICTION;
WAVELET TRANSFORMS;
DISCRETE WAVELET TRANSFORMS (DWT);
VLSI CIRCUITS;
|
EID: 0038759889
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (22)
|
References (7)
|