The potential energy efficiency of vector acceleration

Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06

Volumn , Issue , 2006, Pages

  Lemuet, Christophe ^a,c,d   Sampson, Jack ^a,b   Collard, Jean Francois ^a   Jouppi, Norm ^a  

^a HEWLETT PACKARD LABORATORIES   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c UNIVERSITY OF VERSAILLES   (France)

^d Quadrics Ltd

Author keywords

[No Author keywords available]

Indexed keywords

DATA CENTER; LOOP KERNELS; MEMORY CHANNELS; UNIPROCESSORS;

BANDWIDTH; BUFFER STORAGE; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; PARTICLE ACCELERATORS; POTENTIAL ENERGY;

COMPUTATIONAL METHODS;

EID: 34548226972     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1188455.1188537     Document Type: Conference Paper

References (20)

1. Cray assembly language (CAL) reference manual.
2. G. M. Amdahl. Validity of the single-processor approach to acheiving large-scale computing capability. In AFIPS Conference Proceedings, pages 483-485, April 1967.
3. C. Batten et al. Cache refill/access decoupling for vector machines. In Proc. 37th annual ACM/IEEE Int'l Symp. on Microarchitecture (MICRO), pages 331-342, 2004.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch:a framework for architectural-level power analysis and optimizations. In Proc. Intl. Symp. on Computer Arch. (ISCA), Vancouver, Canada, June 2000.
5. W. J. Dally et al. Merrimac: Supercomputing with streams. In Supercomputing (SC'03), Phoenix, AZ, Nov. 2003.
6. R. Espasa et al. Tarantula: a vector extension to the Alpha architecture. In Proc. Intl. Symp. on Computer Arch. (ISCA), pages 281-294, Anchorage, Alaska, June 2003.
7. R. Espasa and M. Valero. Decoupled vector architectures. In Proc. Int'l Symp on High-Performance Architecture (HPCA), pages 281-290, 1996.
8. R. Espasa and M. Valero. Multithreaded vector architectures. In Proc. Int 'I Symp on High-Performance Architecture (HPCA), pages 237-248, 1997.
9. B. A. Gieseke et al. A 600 MHz superscalar RISC microprocessor with out-of-order execution. In Intl Solid-State Circuits Conference (ISSCC'97), pages 176-175, Feb. 1997.
10. J. Haas and P. Vogt. Fully-buffered dimm technology moves enterprise platforms to the next level. Technology at Intel Magazine, pages 1-7, Mar. 2005.
11. C. Kozyrakis and D. Patterson. Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks. In Intl Symp. on Microarchitecture (MICRO), page 283293, Istanbul, Turkey, 2002.
12. C. Kozyrakiz and D. Patterson. Overcoming the limitations of conventional vector processors. In Proc. Intl. Symp. on Computer Arch. (ISCA), 2003.
13. R. Krashinsky et al. The vector-thread architecture. In Proc. Intl. Symp. on Computer Arch. (ISCA), Munich, Germany, 2004.
14. R. Kumar, N. P. Jouppi, and D. Tullsen. Con-joined core chip multiprocessors. In ACAf Micro Proceedings, pages 195-206, December 2004.
15. F. Quintana, J. Corbal, R. Espasa, and M. Valero. Adding a vector unit to a superscalar processor. In Proc. Intl. Conf. on Supercomputing (ICS), pages 1-10, Rhodes, Greece, June 1999.
16. B. Schneier. Applied Cryptography, 2nd Ed. Wiley, 1996.
17. P. Shivakumar and N. P. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. Technical Report WRL Technical Report 2001/02, 2001.
18. H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: a power-performance simulator for interconnection networks. In Proc. 35th annual ACM/IEEE Int'l Symp. on Microarchitecture (MICRO), pages 294-305, Istanbul, Turkey, 2002.
19. M. Wei, M. Snir, J. Torrellas, and R. B. Tremaine. A near-memory processor for vector, streaming and bit manipulation workloads. In Watson Conference on Interaction between Architecture, Circuits and Compilers (P=AC2), Sept. 2005.
20. R. Wilson. DRAM tuning looks to speed graphics work. EE Times, pages 40-44, Apr. 2005.