Efficient and scalable compiler-directed energy optimization for realtime applications

ACM Transactions on Design Automation of Electronic Systems

Volumn 12, Issue 3, 2007, Pages

  Huang, Po Kuan ^a   Ghiasi, Soheil ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California Davis

Author keywords

Energy aware compiler; Leakage; Technology scaling

Indexed keywords

ADAPTIVE SYSTEMS; DIGITAL CONTROL SYSTEMS; LEAKAGE CURRENTS; PROGRAM COMPILERS; REAL TIME SYSTEMS; VOLTAGE CONTROL;

ADAPTIVE BODY BIASING (ABB); DYNAMIC VOLTAGE SCALING (DVS); TECHNOLOGY SCALING;

ENERGY UTILIZATION;

EID: 34548211377     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1255456.1255464     Document Type: Conference Paper

References (27)

1. ABOUGHAZALEH, N., MOSSÉ, D., CHILDERS, B., MELHEM, R. G., AND CRAVEN, M. 2003. Collaborative operating system and compiler power management for real-time applications. In Proceedings of the IEEE Real Time Technology and Applications Symposium. 133-143.
2. ANDREI, A., SCHMITZ, M., ELES, P., PENG, Z., AND AL-HASHIMI, B. M. 2004. Overhead-Conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Proceedings of the Conference on Design, Automation and Test in Europe. 518-523.
3. AZEVEDO, A., ISSENIN, I., CORNEA, R., GUPTA, R., DUTT, N., AND VEIDENBAUM, A. 2002. Profile-Based dynamic voltage scheduling using program checkpoints. In Design Automation and Test in Europe. 168-175.
4. BERKELEY-MODEL. http://www-device.eecs.berkeley.edu/ ~ptm/introduction.html.
5. BURD, T., PERING, T., STRATAKOS, A., AND BRODERSEN, R. 2000. A dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circ. 35, 11 (Nov.), 1571-1580.
6. DUARTE, D., TSAI, Y., VIJAYKRISHNAN, N., AND IRWIN, M. J. 2002. Evaluating run-time techniques for leakage power reduction. In Proceedings of the International Conference on VLSI Design. 31-38.
7. DUARTE, D., VIJAYKRISHNAN, N., IRWIN, M. J., KIM, H.-S., AND MCFARLAND, G. 2002. Impact of scaling on the effectiveness of dynamic power reduction schemes. In Proceedings of the International Conference on Computer Design. 382-387.
8. GUTHAUS, M., RINGENBERG, J., ERNST, D., AUSTIN, T., AND MUDGE, T. 2001. Mibench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE 4th Annual Workshop on Workload Characterization. 3-14.
9. HSU, C.-H. AND KREMER, U. 2003. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. In Proceedings of the Conference on Programming Language Design and Implementation. 38-48.
10. HUANG, P. AND GHIASI, S. 2006. Leakage-Aware intraprogram voltage scaling for embedded processors. In Proceedings of the Design Automation Conference.
11. KAO, J., MIYAZAKI, M., AND CHANDRAKASAN, A. 2002. A 175-mv multiply-accumulate unit using an adaptive supply voltage and body bias architecture. J. Solid-State Circu. 37, 11 (Nov.), 1545-1554.
12. KESHARVARZI, A., NARENDA, S., BORKAR, S., HAWKINS, C., ROY, K., AND DE, V. 1999. Technology scaling behavior of optimum reverse body bias for leakage power reduction in ICS. In Proceedings of the International Symposium Low Power Electronics and Design. 252-254.
13. KIM, W., KIM, J., AND MIN, S. 2003. Dynamic voltage scaling algorithm for fixed-priority realtime systems using work-demand analysis. In Proceedings of the International Symposium on Low Power Electronics and Design. 396-401.
14. LI, Y., MALIK, S., AND WOLFE, A. 1999. Performance estimation of embedded software with instruction cache modeling. ACM Trans. Des. Autom. Electron. Syst. 4, 3, 257-279.
15. LONGRUN. 2007. http://www.transmeta.com/technology/architecture/ longrun.html.
16. MARTIN, S., FLAUTNER, K., MUDGE, T., AND BLAAUW, D. 2002. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. 721-725.
17. PILLAI, P. AND SHIN, K. 2001. Real-Time dynamic voltage scaling for low-power embedded operating systems. In Proceedings of the ACM Symposium on Operating System Principles. 89-102.
18. QU, G. 2001. What is the limit of energy saving by dynamic voltage scaling? In Proceedings of the IEEE/ACM International Conference on Computer Aided Design. 560-563.
19. RELE, S., PANDE, S., ONDER, S., AND GUPTA, R. 2002. Optimizing static power dissipation by functional units in superscalar processors. In Proceedings of the 11th International Conference on Compiler Construction. 261-275.
20. SMITH, M. AND HOLLOWAY, G. 2002. An introduction to machine suif and its portable libraries for analysis and optimization. Tech. Rep., Division of Engineering and Applied Sciences, Harvard University.
21. SUHENDRA, V., MITRA, T., ROYCHOUDHURY, A., AND CHEN, T. 2006. Efficient detection and exploitation of infeasible paths for software timing analysis. In Proceedings of the Design Automation Conference.
22. XIE, F., MARTONOSI, M., AND MALIK, S. 2004. Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling. ACM Trans. Architecture Code Optimization 1, 3 (Sept.), 1-45.
23. XSCALE. 2007. http://www.intel.com/design/intelxscale.
24. YAN, L., LUO, J., AND JHA, N. 2003. Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. 30-37.
25. YAO, F., DEMERS, A., AND SHENKER, S. 1995. A scheduling model for reduced CPU energy. In Proceedings of the Symposium on Foundations of Computer Science. 374-382.
26. YOU, Y., LEE, C., AND LEE, J. 2006. Compilers for leakage power reduction. ACM Trans. Des. Autom. Electron. Syst. 11, 1, 147-164.
27. ZHANG, W., KANDEMIR, M., VIJAYKRISHNAN, N., IRWIN, M., AND DE, V. 2003. Compiler support for reducing leakage energy consumption. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. 1146-1147.