Compiler support for reducing leakage energy consumption

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 1146-1147

  Zhang, W ^a   Kandemir, M ^a   Vijaykrishnan, N ^a   Irwin, M J ^a   De, V ^a  

^a INTEL RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BASIC BLOCKS; FUNCTIONAL UNITS; LEAKAGE ENERGIES; PROCESS TECHNOLOGIES; SLEEP SIGNALS;

ENERGY UTILIZATION; EXHIBITIONS;

PROGRAM COMPILERS;

EID: 70350201078     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253774     Document Type: Conference Paper

References (9)

1. J. Casmira and D. Grunwald. Dynamic Instruction Scheduling Slack. In Proc. 2000 Kool Chips Workshop, December 2000
2. D. Duarte, Y-T. Fai, N. Vijaykrishnan, and M. J. Irwin. Evaluating run-time techniques for leakage power reduction. In Proc. ASP-DAC, January, 2002, Banglore, India
3. J. P. Halter and F. Najm. A gate-level leakage power reduction method for ultra-low-power CMOS circuits. In Proc. IEEE Custom Integrated Circuits Conference, pp. 475-478, 1997
4. A. Keshavarzi et al. Effectiveness of Reverse Body Bias for Leakage Control in Scaled Dual Vt CMOS ICs In Proc. ISLPED, 2001
5. C. Lee, M. Potkonjak, andW. H. Mangione-Smith. MediaBench: A tool for evaluating and synthesizing multimedia and communication systems. In Proc. MICRO, 1997
6. S. S. Muchnick. Advanced Compiler Design and Implementation, Morgan Kaufmann, 1997
7. S. Mutoh et. al. 1-V power supply high-speed digital circuit technology with multi-threshold-voltage CMOS. IEEE Journal of Solid State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995
8. Trimaran homepage. http://www.trimaran.org
9. S.Rele, S.Pande, S.Onder, and R.Gupta, Optimization of Static Power Dissipation by Functional Units in Superscalar Processors, International Conference on Compiler Construction, LNCS 2304, Springer Verlag, pages 261-275, Grenoble, France, April 2002