SCOPUS 정보 검색 플랫폼

The 7th International Conference on Advanced Communication Technology, ICACT 2005

Volumn 2, Issue , 2005, Pages 1292-1295

On chip network: Topology design and evaluation using NS2

a Korea Advanced Institute of Science and Technology (KAIST) (South Korea)

Author keywords

Mesh architecture; NS2; On Chip Network; Topology

Indexed keywords

ADAPTIVE ALGORITHMS; ERROR ANALYSIS; INTELLECTUAL PROPERTY; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; NETWORK PROTOCOLS; ROUTERS; SEMICONDUCTOR MATERIALS; SWITCHING NETWORKS; TOPOLOGY;

MESH ARCHITECTURE; MICRON TECHNOLOGIES; NS2; ON CHIP NETWORKS;

COMPUTER NETWORKS;

EID: 33745005763 PISSN: None EISSN: None Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper

Times cited : (11)

References (10)

1
- 0036149420
- Networks on chips: A new SoC paradigm
- Jan.
- L. Benini and G. De Micheli, "Networks On Chips: A new SoC paradigm," IEEE computer, Jan. 2002.
- (2002) IEEE Computer
- Benini, L.¹ De Micheli, G.²

2
- 33646922057
- The future of wires
- Apr.
- M. A. Horowitz et al.,"The future of wires", Proceeding of IEEE, Vol. 89, Issue. 4, pp. 490-504, Apr. 2001.
- (2001) Proceeding of IEEE , vol.89 , Issue.4 , pp. 490-504
- Horowitz, M.A.¹

3
- 84893687806
- A generic architecture for on-chip packet-switched interconnectio
- Aug.
- P. Guerrier, A. Grenier,"A generic architecture for on-chip packet-switched interconnectio",Design automation and test in Europe conference, pp. 250-256, Aug. 2000.
- (2000) Design Automation and Test in Europe Conference , pp. 250-256
- Guerrier, P.¹ Grenier, A.²

4
- 0030675629
- Network performance under physical constrain
- Aug.
- F. Petrini and M. Vanneschi, "Network performance under Physical Constrain", Proceedings of International Conference on Parallel Processing, pp. 34-43, Aug. 1997.
- (1997) Proceedings of International Conference on Parallel Processing , pp. 34-43
- Petrini, F.¹ Vanneschi, M.²

5
- 33744987849
- NS2: www.isi.edu/nsnam/ns/.
- NS2

6
- 21244452914
- New adaptive routing algorithm for extended generalized fat trees on-chip
- Nov.
- H. Kariniermi, J. Nurmi, "New adaptive routing algorithm for extended generalized fat trees on-chip", Proceedings of International Symposium on System-on-Chip, pp. 113-118, Nov. 2003.
- (2003) Proceedings of International Symposium on System-on-chip , pp. 113-118
- Kariniermi, H.¹ Nurmi, J.²

7
- 0038420731
- Design of a switch for network on chip applications
- May
- P. P. Pande, C. Green, A. Ivanov, R. Saleh, "Design of a switch for network on chip applications," Proceedings of the 2003 International Symposium on Circuits and Systems, pp. V-217-V-220 vol. 5, May 2003.
- (2003) Proceedings of the 2003 International Symposium on Circuits and Systems , vol.5
- Pande, P.P.¹ Green, C.² Ivanov, A.³ Saleh, R.⁴

8
- 33645853882
- Simulation and evaluation for a network on chip architecture using NS-2
- Nov.
- Yi -Ran Sun, S. Kumar, A. Jantsch, "Simulation and Evaluation for a Network on Chip Architecture Using NS-2," Proceeding of 20th IEEE Norchip Conference. Nov. 2002.
- (2002) Proceeding of 20th IEEE Norchip Conference
- Sun, Y.-R.¹ Kumar, S.² Jantsch, A.³

9
- 84893755546
- Low-power error resilient encoding for on-chip data buses
- Jun.
- D. Berozzi, L. Benini and G. De Micheli,"Low-Power Error Resilient Encoding for On-chip Data Buses," DATE-International Conference on Design and Test Europe, Jun. 2002.
- (2002) DATE-international Conference on Design and Test Europe
- Berozzi, D.¹ Benini, L.² De Micheli, G.³

10
- 84943178465
- Globally-asynchronous locally synchronous architectures to simplify the design of on-chip-systems
- Sep.
- th Annual IEEE International ASIC/SoC Conference, pp. 317-321, Sep. 1999.
- (1999) th Annual IEEE International ASIC/SoC Conference , pp. 317-321
- Muttersbach, J.¹

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.