Using a periodic square wave test signal to detect crosstalk faults

IEEE Design and Test of Computers

Volumn 22, Issue 2, 2005, Pages 160-169

  Wu, Ming Shae ^a   Lee, Chung Len ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BUILT-IN SELF TEST; COMPUTER SIMULATION; CROSSTALK; SQUARE WAVE GENERATORS; VLSI CIRCUITS; WAVEFORM ANALYSIS;

BOUNDARY SCAN CELLS; CROSSTALK FAULTS; PERIODIC SQUARE WAVE TEST;

INTEGRATED CIRCUIT TESTING;

EID: 17844400935     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2005.49     Document Type: Article

References (13)

1. TSMC 0.18um Mixed Signal 1P6M salicide 1.8/3.3v RF SPICE models. Taiwan Semiconductor Manufacturing Corp., 2004; http://www.tsmc.com.tw.
2. W. Chen, S.K. Gupta, and M.A. Breuer, "Analytic Model for Crosstalk Delay and Pulse Analysis Under Non-Ideal Inputs," Proc. IEEE 1997 Int'l Test Conf. (ITC 97), IEEE CS Press, 1998, pp. 809-818.
3. K.T. Lee, C. Nordquist, and J.A. Abraham, "Automatic Test Pattern Generation for Crosstalk in Digital Circuits," Proc. 16th IEEE VLSI Test Symp. (VTS 98), IEEE CS Press, 1998, pp. 34-39.
4. P.B. Sabet and F. Ilponse, "A Model for Crosstalk Noise Evaluation in Deep Submicron Processes," Proc. 2nd Int'l Symp. Quality Electronic Design (ISQED 01), IEEE CS Press, 2001, pp. 139-144.
5. A. Rubio et al., "An Approach to the Analysis and Detection of Crosstalk Faults in Digital VLSI Circuits," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 13, no. 3, Mar. 1994, pp. 359-369.
6. N. Itazaki, Y. Idomoto, and K. Kinoshita, "A Fault Simulation Method for Crosstalk Faults in Synchronous Sequential Circuits," Proc. 26th Int'l Symp. Fault- Tolerant Computing (FTCS 96), IEEE CS Press, 1996, pp. 38-43.
7. Y. Zhao and S. Dey, "Analysis of Interconnect Crosstalk Defect Coverage of Test Sets," Proc. IEEE Int'l Test Conf. (ITC 00), IEEE CS Press, 2000, pp. 492-501.
8. X. Bai, S. Dey, and J. Rajski, "Self-Test Methodology for At-Speed Test of Crosstalk in Chip Interconnects," Proc. 37th Design Automation Conf. (DAC 00), ACM Press, 2000, pp. 614-624.
9. W.C. Lai, J.R. Huang, and K.T. Cheng, "Embedded-Software-Based Approach to Testing Crosstalk-Induced Faults at On-Chip Buses," Proc. 19th IEEE VLSI Test Symp. (VTS 01), IEEE CS Press, 2001, pp. 204-209.
10. W.Y. Chen, S.K. Gupta, and M.A. Bruer, "Test Generation for Crosstalk-Induced Faults: Framework and Computational Results," Proc. 9th Asian Test Symp. (ATS 00), IEEE CS Press, 2000, pp. 305-310.
11. M.S. Wu et al., "A Testing Scheme for Crosstalk Faults Based on the Oscillation Test Signal," Proc. 11th Asian Test Symp. (ATS 02), IEEE CS Press, 2002, pp. 170-175.
12. F. Brglez, D. Bryan, and K. Kozminiski, "Combinational Profiles of Sequential Benchmark Circuits," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS 89), IEEE Press, 1989, pp. 1929-1934.
13. M. Cuviello et al., "Fault Modeling and Simulation for Crosstalk in System-on-Chip Interconnects," Proc. Int'l Conf. Computer-Aided Design (ICCAD 99), IEEE CS Press, 1999, pp. 297-303.