Multi-dimensional circuit and micro-architecture level optimization

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

Volumn , Issue , 2007, Pages 275-280

  Zhenyu, Qi ^a   Ziegler, Matthew ^b   Kosonocky, Stephen V ^b   Rabaey, Jan M ^c   Stan, Mircea R ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY CONSERVATION; LOGIC DESIGN; OPTIMIZATION; PROBLEM SOLVING; SENSITIVITY ANALYSIS;

INDUSTRIAL CONTROL LOGICS; MULTIPLE DESIGN OBJECTIVES; TRADE OFF;

POWER SUPPLY CIRCUITS;

EID: 34548125229     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2007.105     Document Type: Conference Paper

References (18)

1. R. Brodersen, M. Horowitz, D. Markovic, andB. N. V. Stojanovic. Simulation and optimization of the power distribution network in VLSI circuits. In Proc. Int. Conf. on Computer Aided Design (ICCAD), pages 35-42, 2002.
2. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low-power cmos digital design. IEEE J. Solid-State Circuits, 27(4):473-484, April 1992.
3. E. K. P. Chong and S. H. Zak. An Introduction to Optimization. Wiley-Interscience, New York, 2 edition, 2001.
4. A. R. Conn, I. M. Elfadel, W. W. Molzen, P. O'Brien, P. Strenski, C. Visweswariah, and C. Whan. Gradient-based optimization of custom circuits using astatic-timing formulation. In Proc. Design Automation Conf. (DAC), pages 452-459, 1999.
5. S. Farhana, L. Melinda, and N. Borivoje. Hierarchical power-performance optimization of digital filters for universal radio. In SRC Student Symposium, 2006.
6. J. P. Fishburn and A. E. Dunlop. Tilos: a posynomial programming approach to transistor sizing. In Proc. Int. Conf. on Computer Aided Design (ICCAD), pages 326-328, 1985.
7. M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein. Scaling, power, and the future of cmos. In IEEE International Electron Devices Meeting, page keynode talk, 2005.
8. S. Kao, R. Zlatanovici, and B. Nikolic. A 250ps 64-bit carry-lookahead adder in 90nm cmos. In Proceedings of the International Solid-State Circuits Conference (ISSCC), pages 438-439, 2006.
9. D. Markovic, R. Brodersen, and B. Nikolic. A 70gops, 34mw multi-carrier mimo chip in 3.5mm2. In Symposium on VLSI Circuits, pages 15-17, 2006.
10. D. Markovic, V.Stojanovic, B. Nikolic, M. A. Horowitz, and R. W. Brodersen. Methods for true energy-performance optimization. IEEE J. Solid-State Circuits, 39(8):1282-1292, August 2004.
11. H.H.Peter. Power-constrained microprocessor design. In Proc. IEEE Int. Conf. on Computer Design (ICCD), pages 14-16, 2002.
12. G. Stehr, H. Graeb, and K. Antreich. Performance trade-off analysis of analog circuits by normal-boundary intersection. In Proc. Design Automation Conf (DAC), pages 958-963, 2003.
13. V. Stojanovic, D. Markovic, B. Nikolic, M. Horowitz, and R. Brodersen. Energy-delay treadeoffs in combinational logic using gate sizing and supply voltage optimization. In Proceedings of the European Solid-State Circuits Conference (ESSCC), pages 211-214, 2002.
14. I. Sutherland, B. Sproull, and D. Harris. Logical effort: designing fast CMOS circuits. San Francisco, CA: Morgan Daufmann, 1999.
15. N. Weste and D. Harris. CMOS VLSI design: a circuits and systems perspective, 3rd. edition. Addison Wesley, 2005.
16. R. Zlatanovici and B. Nikolic. Power-performance optimization for custom digital circuits. In Power And Timing Modeling Optimization and Simulation (PATMOS), pages 404-414, 2005.
17. V. Zyuban and R N. Strenski. Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels. In Proc. Int. Symp. on Low Power Electronics and Design(ISLPED), pages 166-171, 2002.
18. V. Zyuban and R N. Strenski. Balancing hardware intensity in microprocessor pipelines. IBM J. Res. & Dev., 47:585-598, 2003.