Power - Performance optimization for custom digital circuits

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3728 LNCS, Issue , 2005, Pages 404-414

  Zlatanovici, Radu ^a   Nikolić, Borivoje ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL MODELS; NONLINEAR SYSTEMS; OPTIMIZATION; SCHEDULING; THRESHOLD VOLTAGE;

ARBITRARY TIMING; CARRY-LOOKAHEAD ADDERS; CUSTOM DIGITAL CIRCUITS; NONLINEAR OPTIMIZER;

DIGITAL CIRCUITS;

EID: 33646431418     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11556930_42     Document Type: Conference Paper

References (18)

1. Penzes, P. I; Martin, A. J.: Energy - Delay Efficiency of VLSI Computations, Proc. Great Lakes Symposium on VLSI, 2002,104-111
2. Markovic, D. et al.: Methods for True Energy - Performance Optimization. IEEE Journal of Solid State Circuits vol. 39 Issue 8 (Aug. 2004) 1282 - 1293
3. Conn, A. R.,et al.: Gradient - Based Optimization of Custom Circuits Using a Static Timing Formulation. Proceedings of Design Automation Conference DAC'99, 452 - 459
4. Fishburn, J. P.; Dunlop, A. E.-.TILOS: A Posynomial Programming Approach to Transistor Sizing. EEEE International Conference on Computer - Aided Design ICCAD'85, 326-328
5. Sutherland I., Sproul R., Harris D.: Logical Effort, Morgan-Kaufmann, 1999
6. Synopsys® Design Compiler User's Manual Version 2004.12
7. Boyd, S.; Vandenberghe, L: Convex Optimization, Cambridge University Press, 2003
8. Zlatanovici, R; Master thesis, UC Berkeley, 2002
9. Mathworks, Matlab® Optimization Toolbox User's Guide Version 3
10. nd edition, Prentice-Hall 2003
11. Kogge, P. M; Stone, H. S.: A Parallel Algorithm for Efficient Solution of a General Class of Recursive Equations, IEEE Transactions on Computers August 1973, 786-793
12. Park, J.; Ngo, H. C.; Silberman, J. A.; Dhong, S. H.: 470ps 64bit Parallel Binary Adder, 2000 Symposium on VLSI Circuits,192-193
13. Han T.; Carlson, D. A.: Fast Area Efficient VLSI Adders, 8th Symposium on Computer Arithmetic 1987,49-56
14. Naffziger, S.: A Sub-nanosecond 0.5μm 64b Adder Design, International Solid-State Circuits Conference, 1996, 210-211
15. Toh, K. Y.; Ko, P. K.; Meyer R. G.: An Engineering Model for Short-channel CMOS Devices. IEEE Journal of Solid State Circuits vol. 23 Issue 4 (Aug. 1998) 950 - 958
16. Garrett, J; Master thesis, UC Berkeley, 2004
17. Zlatanovici, R.; Nikolic, B.: Power - Performance Optimal 64-bit Carry-lookahead Adders. European Solid State Circuit Conference ESSCIRC 2003, 321-324
18. Dao, H. Q; Zeydel, B. R.; Oklobdzija, V. G.: Energy Minimization Method for Optimal Energy - Delay Extraction. European Solid State Circuit Conference ESSCIRC 2003, 177-180