Analytical modeling framework for short-channel DG and GAA MOSFETs

2007 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2007, Technical Proceedings

Volumn 3, Issue , 2007, Pages 505-509

  Borli H ^a   Kolberg, S ^a   Fjeldly, T A ^a  

^a UNIVERSITY OF OSLO   (Norway)

Author keywords

Conformal mapping; Double gate; Gate all around; Nanoscale; Self consistency; Short channel MOSFET

Indexed keywords

CHANNEL CAPACITY; CONFORMAL MAPPING; ELECTROSTATICS; GATE DIELECTRICS; MOSFET DEVICES; POISSON EQUATION;

ELECTRONIC CHARGE; SELF-CONSISTENCY; SHORT-CHANNEL MOSFET; SUBTHRESHOLD REGIME;

SEMICONDUCTOR DEVICE MODELS;

EID: 34547970790     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. S. Kolberg and T. A. Fjeldly, J. Comput. Electronics, vol. 5, pp. 217-222, 2006.
2. S. Kolberg and T. A. Fjeldly, Physica Scripta, vol. T126, pp. 57-60, 2006.
3. S. Kolberg, T. A. Fjeldly, and B. Iñiguez, Lecture Notes in Computer Science, vol. 3994, pp. 607-614, 2006.
4. T. A. Fjeldly, S. Kolberg and B. Iñiguez, "Proc. NSTI Nanotech", vol. 3, Boston MA, pp. 668-673, 2006,.
5. B. Iñiguez, T. A. Fjeldly, A. Lazaro, F. Danneville and M. J. Deen, IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 2128-2142, 2006.
6. S. Kolberg, H. Børli, and T. A. Fjeldly, accepted, J. Math, and Comput. in Simulations.
7. K. Suzuki, Y. Tosaka, T. Tanaka, H. Horie and Y. Arimoto, IEEE Trans. Electron Devices, vol. 40, pp. 2326-2329, 1993.
8. C. P. Auth and J. D. Plummer, IEEE Electron Dev. Letters, vol. 18, pp. 74-76, 1997.
9. Y. Taur, X. Liang, W. Wang and H. Lu, IEEE Electron Dev. Lett., vol. 25, pp. 107-109, 2004.
10. T. A. Fjeldly and M. S. Shur, IEEE Trans. Electron Devices, vol. 40, pp.137-145, 1993.