메뉴 건너뛰기




Volumn T126, Issue , 2006, Pages 57-60

2D modelling of nanoscale double gate silicon-on-insulator MOSFETs using conformal mapping

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONFORMAL MAPPING; LAPLACE EQUATION; SILICON ON INSULATOR TECHNOLOGY;

EID: 34547975753     PISSN: 02811847     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1088/0031-8949/2006/T126/013     Document Type: Conference Paper
Times cited : (27)

References (11)
  • 1
    • 42449106474 scopus 로고    scopus 로고
    • ITRS-International Technology Roadmap for Semiconductor. Austin: Semiconductor Industry Assoc., 2001, revised 2003 http://public.itrs.net/
    • ITRS-International Technology Roadmap for Semiconductor. Austin: Semiconductor Industry Assoc., 2001, revised 2003 http://public.itrs.net/
  • 8
    • 42449106068 scopus 로고    scopus 로고
    • Template MOSFETs for simulation benchmarks-SINANO working document, 2004
    • Template MOSFETs for simulation benchmarks-SINANO working document, 2004


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.