Producer-Consumer Communication in Distributed Shared Memory Multiprocessors

Proceedings of the IEEE

Volumn 87, Issue 3, 1999, Pages 456-466

  Byrd, Gregory T ^a,b   Flynn, Michael J ^a,c  

^a Stanford University   (United States)

^b Celotek Corp   (United States)

^c North Carolina State University   (United States)

Author keywords

Cache memories; Message passing; Parallel architectures; Shared memory systems; Synchronization

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SYSTEMS PROGRAMMING; DATA COMMUNICATION SYSTEMS; PARALLEL PROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

CACHE-BASED MESSAGE-PASSING MECHANISMS; DISTRIBUTED CACHE-COHERENT SYSTEMS; DISTRIBUTED SHARED MEMORY (DSM) MULTIPROCESSORS;

BUFFER STORAGE;

EID: 0033097556     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.747866     Document Type: Article

References (29)

1. H. Abdel-Shafi, J. Hall, S. V. Adve, and V. S. Adve, " An evaluation of fine-grain producer-initiated communication in cache-coherent multiprocessors," in Proc. 3rd Int. Symp. HighPerformance Computer Arcliitcctnre, Feb. 1997, pp.204-215.
2. D. A. Koufaty, X. Chen, D. K. Poulsen, and J. Torrellas, " Data forwarding in scalable shared-memory multiprocessors," in Proc. Int. Conf. Supcrcomputing, 1995, pp.255-264.
3. F. T. Chong, R. Barua, F. Dahlgren, J. D. Kubiatowicz, and A. Agarwal, " The sensitivity of communication mechanisms to bandwidth and latency, " in Proc. 4th Int. Symp. High Performance Computer Architecture, Feb. 1998, pp.37-46.
4. D. Kranz, B.-H. Lim, D. Yeoung, and A. Agarwal, " Low-cost support for fine-grain synchronization in multiprocessors," in Mnltitlireaded Computer Architecture: A Siunmaiy of the Stale of the Art. Norwell, MA: Kluwer, 1994.
5. L. Censier and P. Feautrier, " A new solution to coherence problems in multicache systems," IEEE Trans. Compiit., vol. C-27, pp.1112-1118, Dec. 1978.
6. D. B. Gustavson and Q. Li, " The scalable coherent interface (SCI)," IEEE Commun. Mag., vol. 34, pp.52-63, Aug. 1996.
7. H. Grahn and P. Stenström, " Performance evaluation of linkbased cache coherence schemes," in Proc. Hawaii Int. Conf. Systems Sciences, Jan. 1993, vol. 1, pp.486-495.
8. T. Mowry and A. Gupta, " Tolerating latency through softwarecontrolled prefetching in shared-memory multiprocessors," JPDC, vol. 12, no. 2, pp.87-106, June 1991.
9. D. Lenoski, J. Laudon, K. Gharacherloo, A. Gupta, J. Hennessy, M. Horowitz, and M. Lam, " The Stanford DASH multiprocessor," Compiit., vol. 25, no. 3, pp.63-79, Mar. 1992.
10. D. K. Poulsen and P.-C. Yew, " Integrating fine-grained message passing in cache coherent shared memory multiprocessors," JPDC, vol. 33, no. 2, pp.172-188, Mar. 1996.
11. G. T. Byrd and B. A. Delagi, " StreamLine: Cache-based message passing in scalable multiprocessors," in Proc. Intl. Conf. Parallel Processing, Aug. 1991, vol. I, pp.251-254.
12. J. Kubiatowicz and A. Agarwal, " Anatomy of a message in the Alewife multiprocessor," in Proc. ACM Intl. Conf. Sitpercomputins, July 1993.
13. D. B. Glasco, B. A. Delagi, and M. J. Flynn, " Update-based cache coherence protocols for scalable shared-memory multiprocessors," in Proc. 27th Hawaii Int. Conf. Systems Sciences, Jan. 1994, pp.534-545.
14. Write grouping for update-based cache coherence protocols," in Proc. IEEE Symp. Parallel and Distributed Processing, Oct. 1994, pp.334-341.
15. F. Dahlgren and P. Stenström, " Using write caches to improve performance of cache coherence protocols in shared-memory multiprocessors," JPDC, vol. 26, pp.193-210, Apr. 1995.
16. N. Aboulenein, J. R. Goodman, S. Gjessing, and P. J. Woest, " Hardware support for synchronization in the Scalable Coherent Interface (SCI)," in Proc. Int. Parallel Processing Symp., 1994, pp.141-150.
17. U. Ramachandran and J. Lee, " Cache-based synchronization in shared memory multiprocessors," JPDC, vol. 32, pp.11-27, Jan. 1996.
18. U. Ramachandran, G. Shah, A. Sivasubramaniam, A. Singla, and I. Yanasek, " Architectural mechanisms for explicit communication in shared memory multiprocessors," in Proc. Supercompiitins '95, vol. 2, Dec. 1995, pp.1737-1775.
19. M. Ohara, " Producer-oriented versus consumer-oriented prefetching: A comparison and analysis of parallel application programs," Ph.D. dissertation, Stanford Univ., Stanford, CA, June 1996.
20. V. S. Pai, P. Ranganathan, and S. V. Adve, " The impact of instruction-level parallelism on multiprocessor performance and simulation methodology," in Proc. Int. Symp. High Performance Computer Architecture, 1997, pp.72-83.
21. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy, " Memory consistency and event ordering in scalable shared-memory multiprocessors," in Proc. Int. Synip. Computer Architecture, 1990, pp.15-26.
22. C. Scheurich and M. Dubois, " Concurrent miss resolution in multiprocessor caches," in Proc. Int. Conf. Parallel Processing, Aug. 1988, vol. 1, pp.118-125.
23. M. Galles, " Spider: A hiah-speed network interconnect," IEEE Micro, vol. 17, pp.34-39, Jan. 1997.
24. S. L. Scott and G. M. Thorson, " The Cray T3E network: Adaptive routing in a high performance 3D torus," in Proc. Hot Interconnects IV, Aug. 1996, pp.147-156.
25. J. Carbonaro and F. Verhoom, " Cavallino: The Teraflops router and NIC," in Proc. Hot Interconnects IV, Aua. 1996, pp.157-160.
26. S. C. Woo, M. Ohara, E. Terria, J. P. Singh, and A. Gupta, " The SPLASH-2 programs: Characterization and methodological considerations," in P roc. Int. Symp. Computer Architecture, 1995, pp.24-36.
27. C. Addison, J. Allwright, N. Binsted, B. Carpenter, P. Dalloz, D. Gee, V. Getov, T. Hey, R. Hockney, M. Lemke, J. Merlin, M. Pinches, C. Scott, and I. Wolton, " The Genesis distributedmemory benchmarks," Concurrency: Practice and Experience, vol. 5, no. 1, pp.1-22, Feb. 1993.
28. G. T. Byrd, " Communication mechanisms in distributed shared memory multiprocessors," Ph.D. dissertation, Stanford Univ., Stanford, CA, Aug. 1998.
29. W. J. Dally, " Wire-efficient VLSI multiprocessor communication networks," in Advanced Research in VLSI. Cambridge, MA: MIT Press, 1987, pp.391-415.