Accurate waveform modeling using singular value decomposition with applications to timing analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 148-153

  Ramalingam, Anand ^a   Singh, Ashish Kumar ^a   Nassif, Sani R ^b   Orshansky, Michael ^a   Pan, David Z ^a  

^a The University of Texas at Austin   (United States)

^b IBM   (United States)

Author keywords

SVD; Timing analysis; Waveform modeling

Indexed keywords

GATE DELAY; RAMP-BASED MODELS; TIMING ANALYSIS;

COMPUTER SIMULATION; SINGULAR VALUE DECOMPOSITION;

WAVEFORM ANALYSIS;

EID: 34547382539     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375142     Document Type: Conference Paper

References (19)

1. Larry McMurchie and Carl Sechen. WTA: waveform-based timing analysis for deep submicron circuits. In ICCAD '02: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, pages 625-631, 2002.
2. Masanori Hashimoto, Yuji Yamada, and Hidetoshi Onodera. Equivalent waveform propagation for static timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(4):498-508, 2004.
3. Sani R. Nassif and Emrah Acar. Advanced waveform models for the nano-meter regime. In ACM/IEEE International Workshop on Timing Issues, 2004.
4. Chirayu S. Amin, Florentin Dartu, and Yehea I. Ismail. Weibull-based analytical waveform model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(8):1156-1168, 2005.
5. Alireza Kasnavi, Joddy W. Wang, Mahmoud Shahram, and Jindich Zejda. Analytical modeling of crosstalk noise waveforms using weibull function. In ICCAD '04: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, pages 141-146, 2004.
6. Amit Jain, David Blaauw, and Vladimir Zolotov. Accurate delay computation for noisy waveform shapes. In ICCAD '05: Proceedings of the 2005 IEEE/ACM international conference on Computer-aided design, pages 946-952, 2005.
7. John F. Croix and D. F. Wong. Blade and razor: cell and interconnect delay analysis using current-based models. In DAC '03: Proceedings of the 40th conference on Design automation, pages 386-389, 2003.
8. Igor Keller, Ken Tseng, and Nisath Verghese. A robust cell-level crosstalk delay change analysis. In ICCAD '04: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, pages 147-154, 2004.
9. Chirayu Amin, Chandramouli Kashyap, Noel Menezes, Kip Killpack, and Eli Chiprout. A multi-port current source model for multiple-input switching effects in cmos library cells. In DAC '06: Proceedings of the 43rd annual conference on Design automation, pages 247-252, 2006.
10. Hanif Fatemi, Shahin Nazarian, and Massoud Pedram. Statistical logic cell delay analysis using a current-based model. In DAC '06: Proceedings of the 43rd annual conference on Design automation, pages 253-256, 2006.
11. Gilbert Strang. The fundamental theorem of linear algebra. American Mathematical Monthly, 100(9):848-855, November 1993.
12. Lloyd N. Trefethen and David Bau, III. Numerical Linear Algebra. Society for Industrial and Applied Mathematics, Philadelphia, PA, USA, 1997.
13. R Development Core Team. R: A Language and Environment for Statistical Computing. R Foundation for Statistical Computing, Vienna, Austria, 2006.
14. Peter R. O'Brien and Thomas L. Savarino. Modeling the driving point characteristic of resistive interconnect for accurate delay estimation. In ICCAD '89: Proceedings of the 1989 IEEE/ACM international conference on Computer-aided design, pages 512-515, 1989.
15. Dmitry Messerman, Alex Gershtein, Sergey Goldenberg, and Vladi Tsipenyuk. Advanced modeling techniques for accurate transistor-level timing analysis. In ACM/IEEE International Workshop on Timing Issues, 2007.
16. M. D. McKay, R. J. Beckman, and W. J. Conover. A comparison of three methods for selecting values of input variables in the analysis of output from a computer code. Technometrics, 21(2):239-245, May 1979.
17. Anand Ramalingam, Ashish Kumar Singh, Sani R. Nassif, Gi-Joon Nam, Michael Orshansky, and David Z. Pan. An accurate sparse matrix based framework for statistical static timing analysis. In ICCAD '06: Proceedings of the 2006 IEEE/ACM International conference on Computer-aided design, pages 231-236, 2006.
18. Yu Cao, Takashi Sato, Michael Orshansky, Dennis Sylvester, and Chenming Hu. New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation. In Proceedings of Custom Integrated Circuits Conference, pages 201-204, 2000.
19. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2005.