Equivalent Waveform Propagation for Static Timing Analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 4, 2004, Pages 498-508

  Hashimoto, Masanori ^a   Yamada, Yuji ^a   Onodera, Hidetoshi ^a  

^a KYOTO UNIVERSITY   (Japan)

Author keywords

Crosstalk noise; Inductance; Resistive shielding; Slope propagation; Static timing analysis (sta); Waveform diversity

Indexed keywords

CROSSTALK; ELECTRIC POTENTIAL; ELECTRIC RESISTANCE; ELECTRIC SHIELDING; INDUCTANCE; SPURIOUS SIGNAL NOISE; TRANSIENTS; WAVE PROPAGATION; WAVEFORM ANALYSIS;

CROSSTALK NOISE; RESISTIVE SHIELDING; SLOPE PROPAGATION; STATIC TIMING ANALYSIS (STA); WAVEFORM DIVERSITY;

CMOS INTEGRATED CIRCUITS;

EID: 2342432242     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.825858     Document Type: Conference Paper

References (15)

1. A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," in Proc. Int. Conf. Computer-Aided Design, 1997, pp. 58-65.
2. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, 1992.
3. F. Dartu, N. M. Menezes, and L. T. Pileggi, "Performance computation for precharacterized CMOS gates with RC-loads," IEEE Trans. Computer-Aided Design, vol. 15, pp. 544-553, May 1996.
4. D. Blaauw, V. Zolotov, and S. Sundareswaran, "Slope propagation in static timing analysis," IEEE Trans. Computer-Aided Design, vol. 21, pp. 1180-1195, Oct. 2002.
5. R. B. Hitchcock, G. L. Smith, and D. D. Cheng, "Timing analysis of computer hardware," IBM J. Res. Develop., vol. 26, no. 1, pp. 100-105, 1982.
6. K. Agarwal, Y. Cao, T. Sato, D. Sylvester, and C. Hu, "Efficient generation of delay change curves for noise-aware static timing analysis," in Proc. Asia South Pacific Design Automation Conf., 2002, pp. 77-84.
7. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2001.
8. S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, and J. Zuo, "Driver modeling and alignment for worst-case delay noise," in Proc. Design Automation Conf., 2001, pp. 720-725.
9. F. Dartu and L. T. Pileggi, "Modeling signal waveshapes for empirical CMOS gate delay models," in Proc. PATMOS, 1996, pp. 57-66.
10. W. H. Press, S. A. Teukolsky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 1992.
11. F. Chang, C. Chen, and P.Prasad Subramaniam, "An accurate and efficient gate level delay calculator for MOS circuits," in Proc. Design Automation Conf., 1988, pp. 282-287.
12. J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," in Proc. Asia South Pacific Design Automation Conf, 2001, pp. 373-378.
13. P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," in Proc. Int. Conf. Computer-Aided Design, 1992, pp. 19-25.
14. C. Cheng, J. Lillis, S. Lin, and N. H. Chang, Interconnect Analysis and Synthesis. New York: Wiley, 2000.
15. X. Yang, C.-K. Cheng, W. H. Ku, and R. J. Carragher, "Hurwitz stable reduced order modeling for RLC interconnect trees," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 222-228.