Weibull-based analytical waveform model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 8, 2005, Pages 1156-1168

  Amin, Chirayu S ^a   Dartu, Florentin ^b   Ismail, Yehea I ^a  

^a Northwestern University   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

Deep submicron; Timing analysis; Timing verification; VLSI; Waveform signal modeling

Indexed keywords

COMPUTER SIMULATION; ELECTRIC LOADS; ERROR ANALYSIS; MATHEMATICAL MODELS; MOS DEVICES; VLSI CIRCUITS; WEIBULL DISTRIBUTION;

DEEP SUBMICRON; TIMING ANALYSIS; TIMING VERIFICATION; WAVEFORM/SIGNAL MODELING;

WAVEFORM ANALYSIS;

EID: 23744452970     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.850826     Document Type: Article

References (27)

1. B. Krauter and S. Mehrotra, "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis," in Proc. Design Automation Conf. (DAC), San Francisco, CA, 1998, pp. 303-308.
2. R. B. Hitchcock, G. L. Smith, and D. D. Cheng, "Timing analysis of computer hardware," IBM J. Res. Develop., vol. 26, no. 1, pp. 100-105, 1982.
3. Y. Miki, M. Abe, and Y. Ogawa, "PCHECK; A delay analysis tool for high performance LSI design," in Proc. IEEE Custom Integrated Circuits Conf., Santa Clara, CA, 1995, pp. 267-270.
4. F. Dartu and L. T. Pillage, "Modeling signal waveshapes for empirical CMOS gate delay models," in Proc. 6th Int. Workshop Power and Timing Modeling Optimization and Simulation (PATMOS), Bologna, Italy, 1996, pp. 57-66.
5. M. Hashimoto, Y. Yamada, and H. Onodera, "Capturing crosstalk-induced waveform for accurate static timing analysis," in Proc. Int. Symp. Physical Design (ISPD), Monterey, CA, 2003, pp. 18-23.
6. S. Nassif and E. Acar, "Advanced Waveform Models for the Nano-Meter Regime," IBM Research, Austin, TX, IBM Research Report RC22709, Jan. 27, 2003.
7. A. J. Hayter, Probability and Statistics for Engineers and Scientists, 2nd ed. Belmont, CA: Duxbury Press, 2002.
8. F. Liu, C. Kashyap, and C. Alpert, "A delay metric for RC circuits based on the Weibull distribution," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, 2002, pp. 620-624.
9. T. Lin, E. Acar, and L. Pileggi, "h-gamma: An RC delay metric based on a gamma distribution approximation of the homogenous response," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, 1998, pp. 19-25.
10. N. H. E. Weste and K. Eshragian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, 1992.
11. International Technology Roadmap for Semiconductors (ITRS), San Jose, CA: Semiconductor Industry Association. [Online]. Available: http://public.itrs.net/2003
12. J. Nocedal and S. Wright, Numerical Optimization. New York: Springer-Verlag, 1999. Springer Series in Operations Research.
13. N. Jouppi, 'Timing analysis and performance improvement of MOS VLSI designs," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 6, no. 4, pp. 650-665, Jul. 1987.
14. J. K. Ousterhout, "A switch-level timing verifier for digital MOS VLSI," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 4, no. 3, pp. 336-349, Jul. 1985.
15. P. R. O'Brien and T. L. Savarino, "Modeling the driving point characteristic of resistive interconnect for accurate delay estimation," in Proc. Int. Conf. Computer-Aided Design (ICCAD), Santa Clara, CA, Nov. 1989, pp. 512-515.
16. M. Celik, L. Pileggi, and A. Odabasioglu, IC Interconnect Analysis. Boston, MA: Kluwer, 2002.
17. C. Ratzlaff, S. Pullela, and L. T. Pillage, "Modeling the RC interconnect effects in a hierarchical timing analyzer," in Proc. Custom Integrated Circuits Conf., Boston, MA, May 1992, pp. 15.6.1-15.6.4.
18. J. Qian, S. Pullela, and L. Pillage, "Modeling the 'effective capacitance' for the AC interconnect of CMOS gates," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 13, no. 12, pp. 1526-1535, Dec. 1994.
19. F. Dartu, N. Menezes, J. Qian, and L. T. Pillage, "A gate-delay model for high-speed CMOS circuits," in Proc. Design Automation Conf. (DAC), San Diego, CA, 1994, pp. 576-580.
20. F. Dartu, N. Menezes, and L. T. Pileggi, "Performance computation for precharacterized CMOS gates with RC loads," IEEE Trans. Comput.-Aided Des. Integr. Circuit Syst., vol. 15, no. 5, pp. 544-553, May 1996.
21. K. Agarwal, D. Sylvester, and D. Blaauw, "An effective capacitance based driver output model for on-chip RLC interconnects," in Proc. Design Automation Conf. (DAC), Anaheim, CA, Jun. 2003, pp. 276-381.
22. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 9, no. 4, pp. 352-366, Apr. 1990.
23. T. K. Tang and M. S. Nakhla, "Analysis of high-speed VLSI interconnects using the asymptotic waveform evaluation technique," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 11, no. 3, pp. 341-352, Mar. 1992.
24. P. Feldmann and R. W. Freund, "Efficient linear circuit analysis by Pade approximation via Lanczos process," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 14, no. 5, pp. 639-649, May 1995.
25. _, "Reduced-order modeling of large linear subcircuits via block lanczos algorithm," in Proc. Design Automation Conf. (DAC), San Francisco, CA, Jun. 1995, pp. 474-479.
26. _, "Reduced-order modeling of large passive linear circuits by means of the SyPVL algorithm," in Proc. Int. Conf. Computer-Aided Design (ICCAD), San Jose, CA, Nov. 1996, pp. 280-287.
27. A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 17, no. 8, pp. 645-654, Aug. 1998.