Accurate delay computation for noisy waveform shapes

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2005, Issue , 2005, Pages 947-953

  Jain, Amit ^a   Blaauw, David ^a   Zolotov, Vladimir ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACOUSTIC NOISE; CAPACITANCE; COMPUTATIONAL COMPLEXITY; ERROR CORRECTION; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS;

ACCURATE DELAY COMPUTATION; COUPLING CAPACITANCE NOISE; NOISY WAVEFORM SHAPES; RESISTIVE SHIELDING;

WAVEFORM ANALYSIS;

EID: 33751416628     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2005.1560198     Document Type: Conference Paper

References (12)

1. H. Haitian, et.al., "Table Look-up Based Compact Modeling for On-Chip Interconnect Timing and Noise Analysis," ISCAS 2003.
2. www.synopsys.com
3. C. Ratzlaff, S.Pullela, and L. Pillegi, "Modeling the RC-interconnect effects in a hierarchical timing analysis," Proc. IEEE Custom Integrated Circuits Conf., May 1992.
4. F. Dartu, N. Menezes, and L. Pillegi, "Performance Computation of Precharacterized CMOS gates for RC Loads", IEEE Trans on CAD, Vol.15, No. 5, May 1996.
5. A. Odabasioglu, M. Celik, L. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm", IEEE Transactions on CAD, 1998.
6. K.L. Shepard, V. Narayanan, "Noise in Deep Submicron Digital Design", Proc. of ICCAD 1996, pp. 524-53.
7. G Bai, S Bobba, I. Hajj, "Static timing analysis including power supply noise effect on propagation delay in VLSI circuits," DAC 2001.
8. L. He, N. Chang, S. Lin, O. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in Proc. IEEE Custom Integrated Circuits Conference, 1999.
9. M. Hashimoto, Y. Yamada, H. Onodera, "Equivalent Waveform Propagation For Static Timing Analysis", ICCAD 2003.
10. C. Amin, F. Dartu, Y. Ismail, "Weibull Based Analytical Waveform Model", ICCAD 2003.
11. S. Nassif, E. Acar, "Advanced Waveform Models for the Nanometer Regime", TAU 2004.
12. G. Hachtel and F. Somenzi, "Logic Synthesis and Verification Algorithms", Kluwer Academic Publishers