메뉴 건너뛰기




Volumn , Issue , 2006, Pages 253-256

Statistical logic cell delay analysis using a current-based model

Author keywords

Crosstalk noise; Process variations; Statistical gate timing analysis

Indexed keywords

CAPACITANCE; MARKOV PROCESSES; MONTE CARLO METHODS; STATISTICAL METHODS; TABLE LOOKUP; TIMING CIRCUITS;

EID: 34547217038     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146975     Document Type: Conference Paper
Times cited : (50)

References (10)
  • 1
    • 0041633843 scopus 로고    scopus 로고
    • Blade and razor: Cell and interconnect delay analysis using current-based models
    • J.F. Croix, D.F. Wong, "Blade and razor: cell and interconnect delay analysis using current-based models," Proc. DAC, pp. 386-389, 2003.
    • (2003) Proc. DAC , pp. 386-389
    • Croix, J.F.1    Wong, D.F.2
  • 2
    • 16244373361 scopus 로고    scopus 로고
    • A robust cell-level crosstalk delay change analysis
    • I. Keller, K. Tseng, N. Verghese, "A robust cell-level crosstalk delay change analysis," Proc. ICCAD, pp. 147-154, 2004.
    • (2004) Proc. ICCAD , pp. 147-154
    • Keller, I.1    Tseng, K.2    Verghese, N.3
  • 3
    • 0346778705 scopus 로고    scopus 로고
    • A statistical gate-delay model considering intra-gate variability
    • K. Okada, K. Yamaoka, H. Onodera, "A statistical gate-delay model considering intra-gate variability," Proc. ICCAD, pp. 908-913, 2003.
    • (2003) Proc. ICCAD , pp. 908-913
    • Okada, K.1    Yamaoka, K.2    Onodera, H.3
  • 4
    • 4444374515 scopus 로고    scopus 로고
    • Statistical gate delay model considering multiple input switching
    • A.Agarwal, F.Dartu, D.Blaauw, "Statistical gate delay model considering multiple input switching," Proc. DAC, pp. 658-663, 2004.
    • (2004) Proc. DAC , pp. 658-663
    • Agarwal, A.1    Dartu, F.2    Blaauw, D.3
  • 6
    • 27944511054 scopus 로고    scopus 로고
    • Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters and Nonlinear Delay Functions
    • H. Chang, V. Zolotov, C. Visweswariah, S. Narayan, "Parameterized Block-Based Statistical Timing Analysis with Non-Gaussian Parameters and Nonlinear Delay Functions," Proc. DAC, pp. 71-76, 2005.
    • (2005) Proc. DAC , pp. 71-76
    • Chang, H.1    Zolotov, V.2    Visweswariah, C.3    Narayan, S.4
  • 7
    • 0346778721 scopus 로고    scopus 로고
    • Statistical Timing Analysis Considering Spatial Correlations Using a Single PERT-like Traversal
    • H. chang, S. Sapatnekar, "Statistical Timing Analysis Considering Spatial Correlations Using a Single PERT-like Traversal," Proc. ICCAD, pp. 621-625, 2003.
    • (2003) Proc. ICCAD , pp. 621-625
    • chang, H.1    Sapatnekar, S.2
  • 9
    • 58049097837 scopus 로고    scopus 로고
    • Hspice: The golden standard for Accurate Circuit Simulation
    • "Hspice: The golden standard for Accurate Circuit Simulation," http://www.synopsys.com/products/mixedsignal/hspice/hspice.html.
  • 10
    • 0034833288 scopus 로고    scopus 로고
    • Modeling and Analysis of Manufacturing Variations
    • S. Nassif, "Modeling and Analysis of Manufacturing Variations," Proc. CICC, pp. 223-228, 2001.
    • (2001) Proc. CICC , pp. 223-228
    • Nassif, S.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.