|
Volumn , Issue , 2006, Pages 253-256
|
Statistical logic cell delay analysis using a current-based model
|
Author keywords
Crosstalk noise; Process variations; Statistical gate timing analysis
|
Indexed keywords
CAPACITANCE;
MARKOV PROCESSES;
MONTE CARLO METHODS;
STATISTICAL METHODS;
TABLE LOOKUP;
TIMING CIRCUITS;
CELL DELAY MODEL;
CELL PARASITIC CAPACITANCES;
CURRENT-BASED MODEL;
OUTPUT VOLTAGE;
LOGIC CIRCUITS;
|
EID: 34547217038
PISSN: 0738100X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/1146909.1146975 Document Type: Conference Paper |
Times cited : (50)
|
References (10)
|