A multi-port current source model for multiple-input switching effects in CMOS library cells

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 247-252

  Amin, Chirayu ^a   Kashyap, Chandramouli ^a   Menezes, Noel ^a   Killpack, Kip ^a   Chiprout, Eli ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Cell library characterization; Cell model; Current source model; MCSM; Multiple input switching; Timing analysis

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; ELECTRIC CURRENTS; ERROR DETECTION; MATHEMATICAL MODELS;

CMOS LIBRARY CELLS; CURRENT SOURCE MODEL; MULTI-PORT CURRENT SOURCE; MULTIPLE-INPUT SWITCHING; STAGE DELAY;

SWITCHING CIRCUITS;

EID: 34547176412     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146974     Document Type: Conference Paper

References (18)

1. N. H. E. West and K. Eshragian, Principles of CMOS VLSI Design, second edition, Addison-Wesley, 1992.
2. F. Dartu, N. Menezes, and L. T. Pileggi, "Performance computation for precharacterized CMOS gates with RC loads," IEEE Trans. on CAD, vol. 15, no. 5, pp. 544-553, May 1996.
3. C. Amin, F. Dartu, and Y. I. Ismail, "Weibull based analytical waveform model," Proc. of ICCAD, pp. 161-168, Nov. 2005.
4. D. Blaauw, S. Sirichotiyakul, and C. Oh, "Driver modeling and alignment for worst-case delay noise," IEEE Trans. on VLSI, pp. 157-165, Apr. 2003.
5. J. C. Ebergen, S. Fairbanks, and I. E. Sutherland, "Predicting performance of micropipelines using Charlie diagrams," Proc. of Advanced Research in Async. Circuits and Systems, pp. 238-246, Mar. 1998.
6. T. Karnik, S. Borkar, and V. De, "Sub-90nm technologies - Challenges and opportunities for CAD," Proc. of ICCAD, pp. 203-206, Nov. 2002.
7. F. Dartu, K. Killpack, C. Amin, and N. Menezes, "Evaluating the factors influencing timing accuracy," Proc. of TAU, Feb. 2005.
8. "CCS timing white paper," Composite Current Source, Synopsys 2005.
9. "Delay calculation meets the nanometer era," Cadence Technical Paper, 2005.
10. B. Tutuianu, R. Baldick, and M. S. Johnstone, "Nonlinear driva models for timing and noise analysis," IEEE Trans. on CAD, vol. 23, no. 11, pp. 1510-1521, Nov. 2004.
11. J. F. Croix and D. F. Wong, "Blade and Razor: Cell and interconnect delay analysis using current-based models," Proc. of DAC 2003, pp. 386-389.
12. I. Keller, K. Tseng, and N. Verghese, "A robust cell-level crosstalk delay change analysis," Proc. of ICCAD, pp. 147-154, Nov. 2004.
13. P. Li and E. Acar, "Waveform independent gate models for accurate timing analysis", Proc. ICCD, pp. 363-365, Oct. 2005.
14. V. Chandramouli and K. A. Sakallah, "Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time," Proc. of DAC, pp. 617-622, Jun. 1996.
15. L-C Chen, S. K. Gupta, M. A. Breuer, "A new gate delay model for simultaneous switching and its applications," Proc. of DAC, pp. 289-294, Jun. 2001.
16. W. Chen, S. K. Gupta, and M. A. Breuer, "Analytical Models for Crosstalk Excitation and Propagation in VLSI Circuits," IEEE Trans. on CAD, pp. 1117-1131, vol. 21, no. 10, Oct. 2002.
17. D. E. Ward and R. W. Dutton, "A charge-oriented model for MOS transistor capacitances", IEEE Jour. of Solid-State Circuits, vol. 13, pp. 703-708, Oct. 1978.
18. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. on CAD, pp. 352-366, vol. 9, no. 4, Apr. 1990.