Synchronous elastic circuits with early evaluation and token counterflow

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 416-419

  Cortadella, Jordi ^a   Kishinevsky, Mike ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b INTEL CORPORATION   (United States)

Author keywords

Elastic designs; Protocols; Synthesis

Indexed keywords

CIRCUIT SIMULATION; DATA FLOW ANALYSIS; INTEGRATED CIRCUIT MANUFACTURE; SYNCHRONIZATION;

ELASTIC DESIGNS; REGULAR SYNCHRONOUS DESIGN;

DIGITAL CIRCUITS;

EID: 34547336630     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375199     Document Type: Conference Paper

References (11)

1. M. Ampalam and M. Singh. Counterflow pipelining: Architectural support for preemption in asynchronous systems using anti-tokens. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 611-618, 2006.
2. C. Brej. Early Output Logic and Anti-Tokens. PhD thesis, University of Manchester, 2005.
3. L. Carloni, K. McMillan, and A. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design, 20(9):1059-1076, Sept. 2001.
4. J. Cortadella and M. Kishinevsky. Synchronous elastic circuits with early evaluation and token counterflow. Technical Report LSI-07-13-R, 2007. www.lsi.upc.edu/~techreps/files/R07-13.zip.
5. J. Cortadella, M. Kishinevsky, and B. Grundmann. Synthesis of synchronous elastic architectures. In Proc. Design Automation Conf., pages 657-662, July 2006.
6. A. Edman and C. Svensson. Timing closure through a globally synchronous, timing partitioned design methodology. In Proc. Design Automation Conference, pages 71-74, 2004.
7. J. Júlvez, J. Cortadella, and M. Kishinevsky. Performance analysis of concurrent systems with early evaluation. In Proc. Int. Conf. Computer-Aided Design (ICCAD), Nov. 2006.
8. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky. Concurrent Hardware: The Theory and Practice of Self-Timed Design. John Wiley & Sons, 1994.
9. T. Murata. Petri Nets: Properties, analysis and applications. Proceedings of the IEEE, pages 541-580, Apr. 1989.
10. R. Reese, M. Thornton, C. Traver, and D. Hemmendinger. Early evaluation for performance enhancement in phased logic. IEEE Transactions on Computer-Aided Design, 24(4):532-550, Apr. 2005.
11. A. Yakovlev, M. Kishinevsky, A. Kondratyev, L. Lavagno, and M. Pietkiewicz-Koutny. On the models for asynchronous circuit behaviour with OR causality. Formal Methods in System Design, 9(3):189-233, 1996.