Performance analysis of concurrent systems with early evaluation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2006, Pages 448-455

  Júlvez, Jorge ^a   Cortadella, Jordi ^a   Kishinevsky, Michael ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; ESTIMATION; GRAPH THEORY; LINEAR PROGRAMMING; LINEARIZATION; MOBILE TELECOMMUNICATION SYSTEMS; PETRI NETS;

ANALYTICAL MODELLING; ASYNCHRONOUS SYSTEMS; COMPUTER-AIDED DESIGN; CONCURRENT SYSTEMS; EARLY EVALUATION; EFFICIENT ESTIMATION; INTERNATIONAL CONFERENCES; LINEAR PROGRAMMING FORMULATIONS; PERFORMANCE ANALYSES; POTENTIAL IMPACTS; SYSTEM THROUGHPUT; UPPER BOUNDS;

MODAL ANALYSIS;

EID: 46149106382     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2006.320155     Document Type: Conference Paper

References (12)

1. M. Ajmone Marsan, G. Balbo, G. Conte, S. Donatelli, and G. Franceschinis. Modelling with Generalized Stochastic Petri Nets. Wiley, 1995.
2. C. Brej and J. Garside. Early output logic using anti-tokens. In Int. Workshop on Logic Synthesis, pages 302-309, May 2003.
3. J. Campos, G. Chiola, and M. Silva. Ergodicity and throughput bounds of Petri nets with unique consistent firing count vector. IEEE Transactions on Software Engineering, 17(2):117-125, February 1991.
4. L. Carloni, K. McMillan, and A. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design, 20(9): 1059-1076, Sept. 2001.
5. F. Commoner, A. W. Holt, S. Even, and A. Pnueli. Marked directed graphs. Journal of Computer and System Sciences, 5:511-523, 1971.
6. A. Dasdan and R. K. Gupta. Faster maximum and minimum mean cycle algorithms for system performance analysis. IEEE Transactions on Computer-Aided Design, 17(10):889-899, 1998.
7. R. Karp. A characterization of the minimum cycle mean in a digraph. Discrete Mathematics, 23:309-311, 1978.
8. M. K. Molloy. Performance Analysis Using Stochastic Petri Nets. IEEE Trans. on Computers, 31(9):913-917, 1982.
9. T. Murata. Petri Nets: Properties, analysis and applications. Proceedings of the IEEE, pages 541-580, Apr. 1989.
10. R. Reese, M. Thornton, C. Traver, and D. Hemmendinger. Early evaluation for performance enhancement in phased logic. IEEE Transactions on Computer-Aided Design, 24(4):532-550, Apr. 2005.
11. J. Sparsø and S. Furber, editors. Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, 2001.
12. A. Yakovlev, M. Kishinevsky, A. Kondratyev, L. Lavagno, and M. Pietkiewicz-Koutny. On the models for asynchronous circuit behaviour with OR causality. Formal Methods in System Design, 9(3):189-233, 1996.