-
1
-
-
15244338765
-
Accurate estimation of total leakage in nanometer-scale bulk cmos circuits based on device geometry and doping profile
-
March
-
S. Mukhopadhyay, S. Member, A. Raychowdhury, S. Member, and K. Roy. Accurate estimation of total leakage in nanometer-scale bulk cmos circuits based on device geometry and doping profile. IEEE Trans. CAD, 24(3):363-381, March 2005.
-
(2005)
IEEE Trans. CAD
, vol.24
, Issue.3
, pp. 363-381
-
-
Mukhopadhyay, S.1
Member, S.2
Raychowdhury, A.3
Member, S.4
Roy, K.5
-
2
-
-
0041589378
-
Analysis and minimization techniques for total leakage considering gate oxide leakage
-
D. Lee, W. Kwong, D. Blaauw, and D. Sylvester. Analysis and minimization techniques for total leakage considering gate oxide leakage. In Proc. DAC, pages 175-180, 2003.
-
(2003)
Proc. DAC
, pp. 175-180
-
-
Lee, D.1
Kwong, W.2
Blaauw, D.3
Sylvester, D.4
-
3
-
-
27944470947
-
Full-chip analysis of leakage power under process variations, including spatial correlations
-
H. Chang and S. Sapatnekar. Full-chip analysis of leakage power under process variations, including spatial correlations. In Proc. DAC, pages 523-530, 2005.
-
(2005)
Proc. DAC
, pp. 523-530
-
-
Chang, H.1
Sapatnekar, S.2
-
4
-
-
34547156269
-
Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions
-
X. Li, J. Le, and L. T. Pleggi. Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions. In Proc. DAC, pages 103-108, 2006.
-
(2006)
Proc. DAC
, pp. 103-108
-
-
Li, X.1
Le, J.2
Pleggi, L.T.3
-
5
-
-
1642276264
-
Statistical analysis of subthreshold leakage current for VLSI circuits
-
February
-
R. Rao, A. Srivastava, D. Blaauw, and D. Sylvester. Statistical analysis of subthreshold leakage current for VLSI circuits. IEEE Trans. VLSI SYST., 12(2):131-139, February 2004.
-
(2004)
IEEE Trans. VLSI SYST
, vol.12
, Issue.2
, pp. 131-139
-
-
Rao, R.1
Srivastava, A.2
Blaauw, D.3
Sylvester, D.4
-
6
-
-
27944464454
-
Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance
-
A. Srivastava, S. Shah, K. Agarwal, D. Sylvester, D. Blaauw, and S. Director. Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. In Proc. DAC, 2005.
-
(2005)
Proc. DAC
-
-
Srivastava, A.1
Shah, S.2
Agarwal, K.3
Sylvester, D.4
Blaauw, D.5
Director, S.6
-
7
-
-
34547223772
-
Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis
-
J. Singh and S. Sapatnekar. Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis. In Proc. DAC, pages 155-162, 2006.
-
(2006)
Proc. DAC
, pp. 155-162
-
-
Singh, J.1
Sapatnekar, S.2
-
8
-
-
16244393708
-
Asymptotic probability extraction for non-normal distributions of circuit performance
-
X. Li, J. Le, P. Gopalakrishnan, and L. T. Pleggi. Asymptotic probability extraction for non-normal distributions of circuit performance. In Proc. ICCAD, pages 2-9, 2004.
-
(2004)
Proc. ICCAD
, pp. 2-9
-
-
Li, X.1
Le, J.2
Gopalakrishnan, P.3
Pleggi, L.T.4
|