Minimizing energy consumption of banked memories using data recomputation

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2006, Issue , 2006, Pages 358-361

  Koc, H ^a   Ozturk, O ^b   Kandemir, M ^b   Narayanan, S H K ^b   Ercanli, E ^a  

^a SYRACUSE UNIVERSITY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

Energy; Memory bank; Multiple operating modes

Indexed keywords

DATA RECOMPUTATION; ENERGY BUDGET; LEAKAGE CONSUMPTION;

COMPUTATION THEORY; DATA ACQUISITION; DATA STORAGE EQUIPMENT;

ENERGY UTILIZATION;

EID: 34247197632     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1165573.1165658     Document Type: Conference Paper

References (12)

1. L. Bellini, A. Macii, and M. Poncino. A recursive algorithm for low-power memory partitioning. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 78-83, New York, NY, USA, 2000. ACM Press.
2. V. Delaluz, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Energy-oriented compiler optimizations for partitioned memory architectures. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 138-147, 2000.
3. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. Dram energy management using sof ware and hardware directed power mode control. In Proceedings of the International Symposium on High-Performance Computer Architecture, page 159, 2001.
4. X. Fan, C. Ellis, and A. Lebeck. Memory controller policies for dram power management. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 129-134, 2001.
5. A. Farrahi, G. Tellez, and M. Sarrafzadeh. Exploiting sleep mode for memory partitions and other applications. In Proceedings of the VLSI Design, pages 271-287, 1998.
6. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: simple techniques for reducing leakage power. In Proceedings of the Annual International Symposium on Computer Architecture, pages 148-157, Washington, DC, USA, 2002.
7. M. Kandemir, I. Kolcu, and I. Kadayif. Influence of loop optimizations on energy consumption of multi-bank memory systems. In Proceedings of the International Conference on Compiler Construction, pages 276-292, 2002.
8. N. S. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. In Proceedings of the Annual International Symposium on Microarchitecture, pages 219-230, Los Alamitos, CA, USA, 2002.
9. C.-G. Lyuh and T. Kim. Memory access scheduling and binding considering energy minimization in multi-bank memory systems. In Proceedings of the Annual Conference on Design Automation, pages 81-86, New York, NY, USA, 2004.
10. K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y. Hayakawa, H. Nunogami, T. Arakawa, and H. Hamano. A low power SRAM using auto-backgate-controlled MT-CMOS. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 293-298, New York, NY, USA, 1998.
11. P. R. Panda. Memory bank customization and assignment in behavioral synthesis. In Proceedings of the International Conference on Computer-Aided Design, pages 477-481, 1999.
12. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Oated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In Proceedings of the International Symposium on Low Power Electronics and Design, pages 90-95, New York, NY, USA, 2000.