A novel genetic algorithm for evolvable hardware

2006 IEEE Congress on Evolutionary Computation, CEC 2006

Volumn , Issue , 2006, Pages 134-141

  Stomeo, Emanuele ^a,b   Kalganova, Tatiana ^b   Lambert, Cyrille ^b  

^a IEEE   (United Kingdom)

^b BRUNEL UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

OPTIMIZATION PROBLEMS; PROGRAMMABLE LOGIC ARRAY (PLA); SELF-CONFIGURABLE ELECTRONIC SYSTEMS;

BENCHMARKING; LOGIC CIRCUITS; OPTIMIZATION; PROBLEM SOLVING; PROGRAMMABLE LOGIC CONTROLLERS; SCALABILITY;

EVOLUTIONARY ALGORITHMS;

EID: 34547316339     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. X. Yao, T. Higuchi. "Promises and challenges of evolvable hardware" IEEE Trans. Systems, Man and Cybernetics, Part C, vol. 29, Pages. 87-97, February 1999.
2. E. Stomeo, T. Kalganova, C. Lambert. "Generalized Disjunction Decomposition, for Evolvable Hardware" IEEE Trans. Systems, Man and Cybernetics, Part B. 2006 (In press).
3. V. K. Vassilev, J. F. Miller "Scalability problems of digital circuit evolution evolvability and efficient designs" Proceedings of The Second Proceedings of The Second NASA/DoD Workshop on Evolvable Hardware, 2000. Los Alamitos, CA: IEEE Computer Society. 13-15 July 2000. Pages: 55-64.
4. J. F. Miller, P. Thomson. "A Developmental Method for Growing Graphs and Circuits". Fifth International Conference on Evolvable Systems: From Biology to Hardware, Trondheim, March 17-20 2003.
5. T. G. W. Gordon and P. J. Bentley. "Development Brings Scalability to Hardware Evolution". Proceeding of 2005 NASA/DoD Conference on Evolvable Hardware. 29-01 June 2005. Washington DC, USA. IEEE Computer Society. Pages: 272-279.
6. A. Thompson, I. Harvey, and P. Husbands. "Unconstrained evolution, and hard consequences," in Toward Evolvable Hardware: The Evolutionary Engineering Approach, vol. 1062. E. Sanchez and M. Toinassini, Eds. Berlin, Germany: Springer-Verlag, 1996. Pages: 136-165.
7. T. Higuchi, M. Iwata, I. Kaijitani, M. Murakawa, S. Yoshizawa, and T. Furuya, "Hardware evolution at gate and function, level," Proc. Int. Conf. Biologically Inspired Autonomous Syst.: Computation, Cognition Action, Durham, NC, 1996.
8. J. Torresen. "A Divide-and-Conquer Approach to Evolvable Hardware". Second International Conference on Evolvable Hardware (ICES98), Springer LNCS 1478, 1998, Lausanne, Switzerland.
9. T. Kalganova, "Bidirectional incremental evolution in evolvable hardware". Proceedings of The Second NASA/DoD Workshop on Evolvable Hardware, 2000. Los Alamitos, CA: IEEE Computer Society. 13-15 July 2000. Pages: 65-74.
10. J. Miller. "An empirical study of the efficiency of learning Boolean, functions using a Cartesian genetic programming approach" In Proc. of the Genetic and Evolutionary Computation Conference, volume 1, Orlando, USA, July 1999. Pages: 1.135-1.142.
11. A. M. Tyrrell, R. A. Krohling, Y. Zhou. "Evolutionary algorithm for the promotion of evolvable hardware". IEE Proceedings of Computers and Digital Technique. Volume 151, Issue 4, 18 July 2004. Pages: 267-275.
12. A. Thompson, P. Layzell, R. S. Zebulum. "Explorations in design space: unconventional, electronics design through artificial evolution". IEEE Transactions on Evolutionary Computation, Volume 3, Issue 3, Sept. 1999. Pages: 167-196.
13. K. A. Vinger, J. Torresen. "Implementing Evolution of FIR-Filters Efficiently in an FPGA". In proc. of 2003 NASA/DoD Conf. on Evolvable Hardware. Chicago, USA. July, 2003. Pages: 26-29.
14. D. A. Gwaltney, K. Dutton. "A VHDL core for intrinsic evolution of discrete time filters with signal feedback". Proceedings of 2005 NASA/DoD Conference on Evolvable Hardware. 29 June-1 July 2005. Pages: 43-50.
15. D. Keymeulen, R. S. Zebulum, Y. Jin, A. Stoica. "Fault-tolerant evolvable hardware using field-programmable transistor arrays". IEEE Transactions on Reliability, Volume 49, Issue 3, Sept 2000. Pages: 305-316.
16. A. J. Walker and J. F. Miller, "Evolution and Acquisition of Modules in Cartesian Genetic Programming", Proceedings of EuroGp2004. Lecture Notes in Computer Science, Volume 3003/2004. Pages: 187-197. Maarten Keijzer, Una-May O'Reilly, Simon M. Lucas, Ernesto Costa, Terence Soule (Eds.).
17. B. L. Hounsell, T. Arslan. "Evolutionary design and adaptation of digital filters within an embedded fault tolerant hardware platform". Proceedings of The Third NASA/DoD Workshop on Evolvable Hardware, 2001. 12-14 July 2001. Pages: 127-135.
18. E. Stomeo, T. Kalganova, C. Lambert, N. Lipnitsakya, Y. Yatskevich. "On Evolution of Relatively Large Combinational Logic Circuits". Proceeding of The 2005 NASA/DoD Conference on Evolvable Hardware. June 29 - July 1, 2005, Washington DC, USA. IEEE Computer Society. Pages: 59-66.
19. C. Lambert, T. Kalganova, E. Stomeo. "FPGA-based Systems for Evolvable Hardware". International. Conference on Computer Science, ICCS'06. Vienna, Austria. March 29-31, 2006. Pages: 114-117.
20. M. Oltean. "Solving even-parity problems using traceless genetic programming". Congress on Evolutionary Computation, 2004. CEC2004. Volume 2. 19-23 June 2004 Page: 1813-1819.
21. T. Bäck, F. Hoffmeister, and H. P. Schwefel. "A survey of evolutionary strategies". Proceedings of the 4th International Conference on Genetic Algorithms, San Francisco, CA, 1991. Morgan Kaufmann. Pages: 2-9.
22. H.-P. Schwefel. Numerical Optimization of Computer Models. John Wiley & Sons, Chichester, UK, 1981.
23. D. E. Goldberg. Genetic algorithm in search, optimization and machine learning. Addison-Wesley Publishing Company, Incorporated, Reading, Massachusetts, 1989.
24. M. D. Vose. The simple Genetic Algorithm: Foundations and Theory. MIT Press, Cambridge, MA, 1999.
25. S. Yang. "Logic synthesis and optimisation benchmark user guide version. 3.0, MCNC, 1991".
26. D. Job, V. K. Vassilev, J. Miller. "Towards the automatic design of more efficient digital circuits". Proceedings of The Second NASA/DoD Workshop on Evolvable Hardware, 2000. IEEE Computer Society. 13-15 July 2000. Pages: 151-160.
27. J. Torresen, "Evolving multiplier circuits by training set and training vector partitioning". In proc. of Fifth Int. Conf. on Evolvable Hardware, Springer LNCS 2606. March 2003. Pages: 228-237.
28. Miller, B.L., and Goldberg, D.E.: 'Genetic algorithms, tournament selection, and the effects of noise', Complex Syst., 1995, 9, Pages: 193-212.
29. M. Hartmann, P. C. Haddow. "Evolution of fault-tolerant and noise robust digital, designs". IEE Proceedings Computers and Digital Techniques, Volume 151, Issue 4, 18 July 2004. Pages: 287-294.
30. Y. Zhang, S. L. Smith, A. M. Tyrrell. "Digital circuit design using intrinsic evolvable hardware". Proceeding of 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, Washington, USA. IEEE Computer Society. 24-26 June 2004. Pages: 55-62.