|
Volumn , Issue , 2004, Pages 55-62
|
Digital circuit design using intrinsic evolvable hardware
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMBINATORIAL CIRCUITS;
COMPUTER SIMULATION;
COSTS;
FIELD PROGRAMMABLE GATE ARRAYS;
GENETIC ALGORITHMS;
IMAGE COMPRESSION;
INFORMATION ANALYSIS;
RESONANCE;
EVOLUTIONARY STRATEGY (ES);
EVOLVABLE HARDWARE (EHW);
PROGRAMMABLE LOGIC DEVICES (PLD);
RECONFIGURABLE PROCESSING UNITS (RPU);
DIGITAL CIRCUITS;
|
EID: 11244309640
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (44)
|
References (18)
|