Evolutionary design and adaptation of digital filters within an embedded fault tolerant hardware platform

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2001-January, Issue , 2001, Pages 127-135

  Hounsell, B L ^a   Arslan, T ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; DIGITAL FILTERS; EVOLUTIONARY ALGORITHMS; FAULT TOLERANCE; FAULT TOLERANT COMPUTER SYSTEMS; FIR FILTERS; GENETIC ALGORITHMS; HARDWARE; IMPULSE RESPONSE; NASA; RECONFIGURABLE HARDWARE; SIGNAL PROCESSING;

DISTRIBUTED ARCHITECTURE; EVOLUTIONARY ALGORITHMS (EAS); FAST SIGNAL PROCESSING; FAULT TOLERANT DESIGN; FAULT TOLERANT SYSTEMS; HIGH PERFORMANCE SYSTEMS; PROGRAMMABLE LOGIC ARRAY; RANDOM CONFIGURATIONS;

LOW PASS FILTERS;

EID: 11244280224     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2001.937954     Document Type: Conference Paper

References (28)

1. T. Arslan, H. I. Eskikurt, and D. H. Horrocks. Configurable structures for a primitive operator digital filter fpga. In IEEE Workshop on Signal Processing Systems, SIPS 91 - Design and Implementation, pages 532-540, 1997.
2. T. Bäck, D. B. Fogel, and T. Michalewicz, editors. Evolutionary Compulation 1. INSTITUTE OF PHYSICS PUBLISHING, Bristol and Philadelphia, 2000.
3. D. R. Bull and D. H. Horrocks. Primitive operator digital filters. IEE Proc-G, pages 401-412, 1991.
4. Y.-H. Choi and D. J. Chung. Vlsi procsesor of parallel genetic algorithm. In Proceedings of the Second IEEE Asia Pacific Conference on ASICs, AP-ASIC 2000, pages 143-146, 2000.
5. J. B. Evans. An efficient fir filter architecture. In Int. Symposium. Acoust., Speach, Signal Processing, volume 1, pages 627-630, 1993.
6. D. E. Goldberg. Genetic algorithms in search optimization and machine learning. Addison-Wesley. Reading, Mass, 1989.
7. T. Higuchi, M. Masahiro, M. Iwata, I. Kajitani, W. Liu, and M. Salami. Evolvable hardware at functional level. In IEEE International Conference on Evolutionary Computation, pages 187-192, 1997.
8. B. I. Hounsell and T. Arslan. A novel genetic algorithm for the automated design of performance driven digital circuits. In Proceedings of the 2000 Congress on Evolutionary Computation, volume 1, pages 601-608, July 2000.
9. R. Karri, K. Hogstedt, and A. Orailoglu. Rapid prototyping of fault tolerant vlsi systems. In Proceedings of the 7th International Symposium on High-Level Synthesis, pages High-Level Synthesis, 1994.
10. S. Levi and A. K. Agrawala. Fault tolerant system design. McGraw-Hill, 1994.
11. Y. C. Lim and S. R. Parker. Fir filter design over a discrete powers-of-two coefficient space. IEEE Trans. Acoust., Speach, Signal Processing, ASSP-31:583-591, June 1993.
12. J. D. Lohn, G. L. Haith, S. P. Colombano, and D. Stassinopoulos. Towards evolving circuits for autonomous space applications. In IEEE Aerospace Conference Proceedings, volume 5, pages 473-486, 2000.
13. T.-S. Park, C.-H. Lee, and D.-J. Chung. Intrinsic evolution for synthesis of fault recoverable circuit. IEICE Trans. Fundamentals, E83-A(12):2488-2497, Dec 2000.
14. J. H. Patel and L. Y. Fung. Concurrent error detection in alu's by recomputing with shifted operands. IEEE Trans. Computers, 31(7):589-595, July 1982.
15. R. Porter, k. McCabe, and N. Bergmann. An applications approach to evolvable hardware. In Proceedings of the First NASA/DoD Workshop on Evolvable Hardware, pages 170-174, 1999.
16. D. W. Redmill, D. R. Bull, and E. Dagless. Genetic synthesis of reduced complexity filters and filter banks using primitive operator directed graphs. IEE Proc. -Circuits Devices Syst, 147(5):303-310, October 2000.
17. H. Samueli. An improved search algorithm for the design of multiplierless fir filters with powers-of-two coefficients. EEE Trans. Circuits Syst, 36(7):1044-1047, July 1989.
18. M. Sipper, M. Goeke, D. Mange, A. Stauffer, E. Sanchez, and M. Tomassini. The firefly machine: online evolware. In IEEE International Conference on Evolutionary Computation, pages 181-186, 1997.
19. S. Sriranganathan, D. R. Bull, and D. W. Redmill. Design of 2-d multiplierless fir filters using genetic algorithms. In GALESIA. First International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications, pages 282-286, 1995.
20. A. Stocia, D. Keymeulen, V. Duong, and C. Salazar-Lazaro. Automatic synthesis and fault-tolerant experiments on an evolvable hardware platform. In IEEE Aerospace Conference Proceedings, volume 5, pages465-471, 2000. I'll write something here.
21. Y. Tamir and M. Tremblay. High performance fault-tolerant vlsi systems using micro rollback. IEEE Trans. Computers, 39(4):548-554, April 1990.
22. A. Thompson. Evolving fault tolerant systems. In GALESIA. First International Conference on Genetic Algorithms in Engineering Systems: Innovations and Applications, pages 524-529, 1995.
23. G. Tufte and P. C. Haddow. Evolving and adaptive filter. In Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware, pages 143-150, 2000.
24. G. Wacey and D. R. Bull. Architectural synthesis of digital filters for asic implementation. In IEE Colloquium on Digital and Analogue Filter and Filtering Systems, pages 6/1-6/7, 1991.
25. G. Wade, A. Roberts, and G. Williams. Multiplier-less fir filter design using a genetic algorithm. IEE Proceedings on Vision, Image and Signal Processing, 141(3):175-180, 1994.
26. S. Wakabayashi, T. Koide, N. Toshine, M. Goto, Y. Nakayama, and K. Hayya. An lsi implementation of an adaptive genetic algorithm with on-the-fly crossover operator selection. In Proceedings of the ASP-DAC '99. Asia and South Pacific Design Automation Conference, volume 1, pages 37-40, 1999.
27. S. Yoon and M. H. Sunwoo. An efficient multiplierless fir filter chip with variable-length taps. In IEEE Workshop on Signal Processing Systems. SIPS 97 - Design and Implementation, volume 1, pages 412-420, 1997.
28. E. Zwyssig. Low power digital filter design for hearing aid applications. Master's thesis, The University of Edinburgh UK, 2000.