A VHDL core for intrinsic evolution of discrete time filters with signal feedback

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2005, Issue , 2005, Pages 43-50

  Gwaltney, David A ^a   Dutton, Kenneth ^b  

^a NASA MARSHALL SPACE FLIGHT CENTER   (United States)

^b Jacobs Sverdrup Company   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EVOLVABLE SYSTEM PLATFORM; FILTER DESIGN; SIGNAL FEEDBACK; VHDL;

ALGORITHMS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS; FIRMWARE; ROBUSTNESS (CONTROL SYSTEMS); SYSTEMS ANALYSIS;

DISCRETE TIME CONTROL SYSTEMS;

EID: 33745794770     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2005.6     Document Type: Conference Paper

References (13)

1. Oppenheim, Alan V, and Shafer, Ronald W., Digital Signal Processing, Prentice-Hall Inc, Englewood Cliffs, NJ, 1975.
2. Schnier, T., Yao, X. and Liu, P., Digital Filter Design using Multiple Pareto Fronts, Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware, Long Beach, CA, July 2001, pp 136-145
3. Hounsell, B. I. and Arslan, T,. Evolutionary Design and Adaptation of Digital Filters within an Embedded Fault Tolerant Hardware Platform, Proceedings of the Third NASA/DoD Workshop on Evolvable Hardware, Long Beach, CA, July 2001, pp.127-135.
4. Thomson, R and Arslan, T, Evolvable Hardware for the Generation of Sequential Filter Circuits, Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware, Alexandria, VA, July 2002, pp 17-25
5. Krusienski, D. J. and Jenkins, W. K., Particle Swarm Optimization for Adaptive IIR Filter Structures, Proceedings of the 2004 Congress on Evolutionary Computation, Portland, OR, June 2004, pp.965-970.
6. Sekanina, L. and Ruzicka, R., Easily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, Chicago, IL, July 2003, pp 135-144.
7. Tufte, G. and Haddow, P. C., Evolving and Adaptive Digital Filter, Proceedings of the Second NASA/DoD Workshop on Evolvable Hardware, Palo Alto, CA, July 2000, pp 143-150.
8. Zhang, Y., Smith, S. L., and Tyrell, A. M., Digital Circuit Design using Intrinsic Evolvable Hardware, Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware, Seattle, WA, June 2004, pp. 55-62.
9. Sekanina, L. and Friedl, S., On Routine Implementation of Virtual Evolvable Devices Using Combo6, Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware, Seattle, WA, June 2004, pp 63-70.
10. Mathworks, Signal Processing Toolbox Users Guide Version 6, October 2004. (http://www.mathworks.com/access/helpdesk/help/pdf_doc/signal/signal_tb.pdf)
11. Xilinx Corporation, "Virtex II Platform FPGAs: Complete Data Sheet," v3.3, June 24, 2004.
12. Xilinx Corporation, "Virtex -4 Family Overview," vl.2, December 8, 2004.
13. Altera Corporation, "Stratix II Device Handbook, Volume I," January 2005.