On evolution of relatively large combinational logic circuits

Proceedings - NASA/DoD Conference on Evolvable Hardware, EH

Volumn 2005, Issue , 2005, Pages 59-66

  Stomeo, E ^a   Kalganova, T ^a   Lambert, C ^a   Lipnitsakya, N ^b   Yatskevich, Y ^b  

^a BRUNEL UNIVERSITY   (United Kingdom)

^b BELARUSIAN STATE UNIVERSITY   (Belarus)

Author keywords

[No Author keywords available]

Indexed keywords

BI-DIRECTIONAL INCREMENTAL EVOLUTION (SO-BIE); EVOLUTIONARY STRATEGIES (ES); EVOLVABLE HARDWARE (EHW); RANDOMLY GENERATED CIRCUITS;

COMPUTATIONAL METHODS; COMPUTER HARDWARE; EVOLUTIONARY ALGORITHMS; LARGE SCALE SYSTEMS; PROBLEM SOLVING; SYSTEMS ANALYSIS;

COMBINATORIAL CIRCUITS;

EID: 33746256472     PISSN: 15506029     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2005.37     Document Type: Conference Paper

References (22)

1. X. Yao, T. Higuchi. "Promises and challenges of evolvable hardware". IEEE Trans. Systems, Man and Cybernetics, Part C, vol. 29, pp. 87-97, February 1999.
2. T. Kalganova. "Bidirectional incremental evolution in evolvable hardware". Proc. of The Second NASA/DoD Workshop on Evolvable Hardware. IEEE Computer Society. Palo Alto, California, USA.
3. E. Stomeo and T. Kalganova. "Improving EHW performance introducing a new decomposition strategy". 2004 IEEE Conference on Cybernetics and Intelligent Systems. Pp. 439-444. Singapore, 1-3 December 2004.
4. T. Kalganova, N. Lipnitsakya, Y. Yatskevich. "Evolving PLA structures using evolutionary strategy with dynamic mutation rate". Proceedings of the 5th International Conference on Recent Advances in Soft Computing, Nottingham, United Kingdom December 2004. pp. 466-471. ISBN: 1-84233-110-8
5. S. Yang. "Logic synthesis and optimisation benchmark user guide version 3.0, MCNC, 1991".
6. D. E. Goldberg. Genetic algorithm in search, optimization and machine learning. Addison-Wesley Publishing Company, Incorporated, Reading, Massachusetts, 1989
7. J. Dinerstein, N. Dinerstein, H. de Garis. "Automatic Multi-Module Neural Network Evolution in an Artificial Brain". NASA/DoD Conf. on Evolvable Hardware, EH-2003, USA, 2003.
8. V. K. Vassilev, J. F. Miller "Scalability problems of digital circuit evolution". Proc. of the 2nd NASA/DOD Workshop on Evolvable Hardware, pp. 55-64. Los Alamitos, CA: IEEE Computer Society
9. C. A. Coello, A. D. Christiansen and A. A. Hernández. "Towards automated evolutionary design of combinational circuits". Computers and Electrical Engineering, Pergamon Press, Vol. 27, No. 1, pp. 1-28, January 2001
10. A. Thompson, I. Harvey, and P. Husbands. "Unconstrained evolution and hard consequences", in Toward Evolvable Hardware: The Evolutionary Engineering Approach, vol. 1062, E. Sanchez and M. Tomassini, Eds. Berlin, Germany: Springer-Verlag, 1996, pp. 136-165.
11. C. A. Coello, A. D. Christiansen and A. A. Hernández. "Use of evolutionary techniques to automate the design of combinational circuits" International Journal of Smart Engineering System Design, 1999
12. T. Higuchi, M. Murakawa, M. Iwata, I. Kajitani, Weixin Liu, M. Salami, "Evolvable hardware at function level"; IEEE International Conference on Evolutionary Computation, pp. 187-192, April 1997
13. T. Kalganova. "An Extrinsic Function-Level Evolvable Hardware Approach". Proc. of the Third European Conference on Genetic Programming, EuroGP2000, Edinburgh, UK. Eds. R. Poli, W. Banzhaf. Springer-Verlag.
14. D. Job V. Vassilev and J. Miller. "Towards the automatic design of more e_cient digital circuits". Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware, pp. 151-160. IEEE Computer Society, Silicon Valley, USA.
15. J. Torresen, "A divide-and-conquer approach to evolvable hardware", Evolvable Systems: From Biology to Hardware. Second International Conference, ICES 98, volume 1478 of Lecture Notes in Computer Science, pp 57-65. Springer-Verlag, 1998.
16. J. Torresen, "Increased complexity evolution applied to evolvable hardware", ANNIE'99, November 1999, St. Louis, USA.
17. J. Torresen. "Evolving multiplier circuits by training set and training vector partitioning". In proc. of Fifth Int. Conf. on Evolvable Hardware (ICES03), Springer LNCS 2606, pp. 228-237, March 2003
18. I. Baradavka and T. Kalganova. "Assembling Strategies in Extrinsic Evolvable Hardware with Bi-directional Incremental Evolution". Proc. of the 6th European Conference on Genetic Programming, EuroGP2003, Essex, UK. Published by Springer-Verlag. Vol. 2610. pp. 276-285.
19. T. Kalganova, J. Miller, "Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness". Proc. of the First NASA/DoD Workshop on Evolvable Hardware. IEEE Computer Society, pp. 54-63. July 1999
20. J. Miller. "An empirical study of the efficiency of learning Boolean functions using a Cartesian genetic programming approach" In Proc. of the Genetic and Evolutionary Computation Conference, volume 1, pp. 1135-1142, Orlando, USA, July 1999.
21. P.K, Samudrala, J. Ramos, S. Katkoori, S.; "Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs".IEEE Transactions on Nuclear Science, Volume: 51, Issue: 5, Oct. 2004 Pages:2957-2969
22. J. Miller, P. Thomson. "Cartesian genetic programming". In Riccardo Poli, Wolfgan Banzhaf, William B. Langdon, Julian F. Miller, Peter Nordin and Terence C. Forgaty, eds, Genetic Programming, Proc. of EuroGP 2000, vol. 1802 of LNCS, pp 121-132, Edinburg, 16-16 April 2000. Springer-Verlag