Performance optimization of latency insensitive systems through buffer queue sizing of communication channels

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 227-231

  Lu, Ruibing ^a   Koh, Cheng Kok ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER QUEUE SIZING; INTERCONNECT DELAY; LATENCY INSENSITIVE SYSTEMS;

ALGORITHMS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; CONSTRAINT THEORY; INTEGER PROGRAMMING; INTERCONNECTION NETWORKS; ITERATIVE METHODS; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; OPTIMIZATION;

QUEUEING THEORY;

EID: 0347409198     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. J. Cong. Challenges and opportunities for design innovations in nanometer technologies. In Frontiers in Semiconductor Research: A Collection of SRC Working Papers. Semiconductor Research Corporation, http://www.src.org/prg_mgmt/frontier.dgw, 1997.
2. D. Matzke. Will physical scalability sabotage performance gains? IEEE Computer, 8:37-39, September 1997.
3. Ralph H. J. M. Otten and Robert K. Brayton. Performance planning. Integration, the VLSI Journal, 29:1-24, 2000.
4. J. Cong. An interconnect-centric design flow for nanometer technologies. Proc. of the IEEE, 89:505-528, April 2001.
5. Ruibing Lu and Cheng-Kok Koh. Flip-flop and repeater insertion for early interconnect planning. In Design, Automation and Test in Europe Conference, page 690, 2002.
6. L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pages 1059-1076, September 2001.
7. T. Chelcea and S. M. Nowick. Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In Proc. Design Automation Conf, 2001.
8. L. P. Carloni, K. L. McMillan, A. Saldanha, and A. L. Sangiovanni-Vincentelli. A methodology for correct-by-construction latency insensitive design. In Proc. Int. Conf. on Computer Aided Design, pages 309-315, 1999.
9. L. P. Carloni and A. L. Sangiovanni-Vincentelli. Performance analysis and optimization of latency insensitive systems. In Proc. Design Automation Conf, pages 361-367, 2000.
10. L. P. Carloni and A. L. Sangiovanni-Vincentelli. Coping with latency in SoC design. IEEE Micro, Special Issue on Systems on Chip, 22(5), Sep/Oct 2002.
11. Ruibing Lu and Cheng-Kok Koh. Performance analysis and efficient implementation of latency insensitive systems. Technical Report TR-ECE03-06, School of Electrical & Computer Engineering, Purdue University, March 2003.
12. A. Dasdan and R. K. Gupta. Faster maximum and minimum mean cycle algorithms for system performance analysis. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 17, 1998.
13. R. M. Karp. A characterization of the minimum cycle mean in a digraph. Discrete Math., 23:309-311, 1978.
14. ftp://ftp.es.ele.tue.nl/pub/lp_solve/.