Off-line testing of crosstalk induced glitch faults in NoC interconnects

24th Norchip Conference, 2006

Volumn , Issue , 2006, Pages 221-225

  Bengtsson, Tomas ^a   Kumar, Shashi ^a   Ubar, Raimund ^b   Jutman, Artur ^b  

^a JÖNKÖPING UNIVERSITY   (Sweden)

^b TALLINN UNIVERSITY OF TECHNOLOGY   (Estonia)

Author keywords

[No Author keywords available]

Indexed keywords

BUILT-IN SELF TEST; ELECTRIC CLOCKS; ELECTRIC FAULT CURRENTS; INTERCONNECTION NETWORKS; SIGNAL PROCESSING; TELECOMMUNICATION SYSTEMS;

DELAY FAULTS; GLITCH FAULTS; NOC INTERCONNECTS; OFF-LINE TESTING;

CROSSTALK;

EID: 34547273509     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NORCHP.2006.329215     Document Type: Conference Paper

References (9)

1. L. Benini and G. D. Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Computer, vol. 35, pp. 70-78, 2002.
2. S. Kumar, A. Jantsch, M. Millberg, J. Öberg, J.-P. Soininen, M. Forsell, K. Tiensyrja, and A. Hemani, "A Network on Chip Architecture and Design Methodology," Proceedings of Comp. Society Annual Symp. on VLSI, pp 117-124 Pittsburgh, 2002.
3. M. Abramovici, M. A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Design, Reviced Printing ed: IEEE. Press, 1990.
4. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," IEEE Transactions on Very Large Scale Integration Systems, vol. 7, pp, 442-449, 1999.
5. C Grecu, P. pande, A. Ivanov, and R. Saleh, "BIST for Network-on-Chip Interconnect Infrastructures," Proceedings of VLSI Test Symposium, pp 30-35, 2006.
6. A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Öberg, P. Ellervee, and D. Lundqvist, "Lowering Power Consumption in Clock by using Globally Asynchronous Locally Synchronous Design Style," Proceedings of DAC99, pp 873-878, 1999.
7. T. Bengtsson, A. Jutman, S. Kumar, and R. Ubar, "Delay testing of asynchronous NpC interconnects," Proceedings of International Conference Mixed Design of Integrated Circuits and Systems, pp June, 2005.
8. T. Bengtsson, A. Jutman, S. Kumar, R. Ubar, and Z. Peng, "Off-line Testing of Delay Faults in NoC Interconnects," Proceedings Of DSD 2006, pp, 2006.
9. M. Cuvjello, S. Dey, X. Bai, and Y. Zhao, "Fault modeling and simulation for crosstalk in system-on-chip interconnects," Proceedings of IEEE/ACM International, Conference on Computer-Aided Design, pp 297-303, 1999.