Memory-based cross-talk canceling CODECs for on-chip buses

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 1119-1122

  Duan, Chunjie ^a   Gulati, Kanupriya ^b   Khatri, Sunil P ^b  

^a MITSUBISHI ELECTRIC RESEARCH LABORATORIES   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

METAL LAYERS; ON-CHIP WIRES; REDUCED ORDERED BINARY DECISION DIAGRAM (ROBDD); SIGNAL WIRES;

ASYMPTOTIC ANALYSIS; BINARY DECISION DIAGRAMS; CAPACITANCE; COMPUTATIONAL METHODS; CROSSTALK; WIRE;

MICROPROCESSOR CHIPS;

EID: 34547258011     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. BPTM Homepage. www-device.eees.berkeley.edu/~ptm/.
2. Physical Design Modelling and Verification Project (SPACE Project). http://cas.et.tudelft.nl/research/space/html.
3. R. E. Bryant. Graph based algorithms for Boolean function representation. IEEE Transactions on Computers, C-35:677-690, August 1986.
4. C. Duan and S. Khatri. Exploiting crosstalk to speed up on-chip buses. In Proceedings, Design, Automation and Test in Europe Conference and Exhibition, volume 2, pages 778-783, Paris, France, Feb 2004.
5. C. Duan, A. Tirumala, and S. Khatri. Analysis and avoidance of cross-talk lit on-chip buses. In Hot Interconnects 9, pages 133-138, Stanford, CA, Aug 2001.
6. T. Gao and C. Liu. Minimum crosstalk channel routing. In IEEE/ACM International Conference on Computer Aided Design (ICCAD), pages 692-696, Santa Clara, CA, Nov 1993.
7. K. Hirose and H. Yasuura. A bus delay reduction technique considering crosstalk. In Proceedings of Design, Automation and Test in Europe (DATE), pages 441-445, Paris, Frnnce, Mar 2000.
8. The International Technology Roadmap for Semiconductors, http://public.itrs.net, 2003.
9. S. Khatri, R. Brayton, and A. Sangiovanni-Vincentelli. Cross-Talk Noise Immune VLSI design using regular layout Fabrics. Kluwer Academic Publishers, 2001. ISBN 0-7923-7407-X.
10. S. Khatri, A. Mehrotra, R. Brayton, A. Sangiovanni-Vincentelli, and R. Otten. A novel VLSI layout fabric for deep sub-micron applications. In Proceedings of'the Design Automation Conference, New Orleans, June 1999.
11. D. Li, A. Pua, P. Srivastava, and U. Ko. A repeater optimization methodology for deep sub-micron, high-performance processors. In IEEE International Conference on Computer Design: VLSI in Computers and Proceaors (ICCD), pages 726-731, Austin, TX, Oct 1997.
12. C.-G. Lyuh and T. Kim. Low power bus encoding with crosstalk delay elimination. In 15th Annual IEEE International ASIC/SOC Conference, pages 389-393, Sept 2002.
13. L. Macchiarulo, E. Macii, and M. Poncino. Wire placement for crosstalk energy minimization in address buses. In Proceedings of Design, Automation and Test in Europe (DATE), pages 158-162, Paris, France, Mar 2002.
14. L. Nagel. Spice: A computer program to simulate computer circuits. In University of California, Berkeley UCB/ERL Memo M520, May 1995.
15. P. Sotiriadis and A. Chandraknsan. Reducing bus delay in submicron technology using coding. In Proceedings Asia and South Pacific Design Automation Conference (ASP-DAC), pages 109-114, Yokohama, Japan, Jan/Fob 2001.
16. B. Victor and K. Kuetzer. Bus encoding to prevent crosstalk delay. In IEEE/ACM International Conference on Computer Aided Design (ICCAD), pages 57-63, San Jose, CA, Nov 2001.
17. A. Vittal and M. Marek-Sadowska. Crosstalk reduction for vlsi. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(3):290-298, Mar 1997.
18. T. Xue, E. Kuh, and D. Wang. Post global routing crosstalk synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(12):1418-1430, Dec 1997.
19. J.-S. Yim and C.-M. Kyung. Reducing cross-coupling among interconnect wires in deep-submicron datapath design. In Proceedings. 36th Design Automation Conference (DAC), pages 485-490, New Orleans, LA, Jun 1999.