Non-volatile memory technology - Today and tomorrow

Proceedings of the International Symposium on the Physical and Failure Analysis of Integrated Circuits, IPFA

Volumn , Issue , 2006, Pages 18-23

  Lu, Chih Yuan ^a   Lu, Tao Cheng ^a   Liu, Rich ^a  

^a MACRONIX INTERNATIONAL CO LTD   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CHALCOGENIDES; FLASH MEMORY; NAND CIRCUITS; NITRIDES;

NAND FLASH MEMORIES; NONVOLATILE MEMORY TECHNOLOGY; NOR;

NONVOLATILE STORAGE;

EID: 34250679828     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPFA.2006.250989     Document Type: Conference Paper

References (15)

1. R. Degraeve, G. Groeseneken, R. Bellens, M. Depas and H.E. Maes, "A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxide", in Tech. Dig. 1995 Inter. Electron Dev. Meeting (IEDM), pp. 863-866, 1995.
2. R. Degraeve, F. Schuler, B. Kaczer, M. Lorenzini, D. Wellekens, P. Hendrickx, M van Duuren, G. J. M. Dormans, J. Van Houdt, L. Haspeslagh, G. Groeseneken, and G. Tempel, "Analytical percolation model for predicting anomalous charge loss in flash memories", IEEE Trans. Electron Dev. 51, No.9, pp. 1392-1400, 2004.
3. Kinam Kim, J. H. Choi, J. Choi, and H.-S. Jeong, "The Future Prospect of Nonvolatile Memory", in Proc. VLSI-TSA 2005 (Hsinchu, Taiwan, ROC), pp. 88-94, 2005.
4. Y. Hu and M.H. White, "Charge Retention in Scaled SONOS Nonvolatile Semiconductor Memory Devices-Modeling and Characterization", Solid-State Electronics, 36, pp.1401-1415, 1993.
5. B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, "NROM: A novel localized trapping, 2-bit nonvolatile memory cell", IEEE Electron Dev. Lett., 21, No. 11, pp. 543-545, 2000.
6. W. J. Tsai, N. K. Zous, C. J. Liu, C. C. Liu, C. H. Chen, T. Wang, S. Pan, C. Y. Lu, and S. H. Gu, "Data retention behavior of a SONOS type two-bit storage flash memory cell", in Tech. Dig. 2001 Inter. Electron Dev. Meeting (IEDM), pp. 719-722, 2001.
7. I.C. Yang, K.P. Chen, Y.W. Chang, and T.C. Lu, "Analysis of Electron and Hole Distributions on scaled NBit Flash Cells", in Proc. of 2006 VLSI-TSA (Hsinchu, Taiwan, ROC), pp. 30-31, 2006.
8. L. Pemiola, G. Iannaccone, B. De Salvo, G. Ghibaudo, G. Molas, C. Gerardi, and S. Deleonibus, "Experimental and theoretical analysis of scaling issues in dual-bit discrete trap non-volatile memories", in Tech. Dig. 2005 Inter. Electron Dev. Meeting (IEDM), pp. 877-880, 2005.
9. S. Tiwari, F. Rana, K. Chan, H. Hanafi, W. Chan, and D. Buchanan, "Volatile and Non-volatile Memories in Silicon with Nano-crystal Storage", in Tech. Dig. 1995 Inter. Electron Dev. Meeting (IEDM), pp. 521-524, 1995.
10. S. Lai and T. Lowrey, "OUM - A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications", in Tech. Dig. 2001 Inter. Electron Dev. Meeting (IEDM), pp. 803-806, 2001.
11. S.J. Ahn, Y.J. Song, C.W. Jeong, J.M. Shin, Y. Fai, Y.N. Hwang, S.H. Lee, K.C. Ryoo, S.Y. Lee, J.H. Park, H. Horii, Y.H. Ha, J.H. Yi, B.J. Kuh, G.H. Koh, G.T. Jeong, H.S. Jeong, Kinam Kim and B.I. Ryu, "Highly manufacturable high density phase change memory of 64Mb and beyond", in Tech. Dig. 2004 Inter. Electron Dev. Meeting (IEDM), pp. 907-910, 2004.
12. Y.C. Chen, J.F. Chen, C.T. Chen, J.Y. Wu, S.L. Lung, R. Liu and C.Y. Lu, "An access-transistor-free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device", in Tech. Dig, 2003 Inter, Electron Dev. Meeting (IEDM), pp. 909-912, 2003.
13. C.H. Lee, K. I. Choi, M. K. Cho, Y. H. Song, K. C. Park, and K. Kim, 'A novel SONOS structure of SiO2/SiN/Al2O3 with TaN metal gate for multi-giga bit flash memories", Tech. Dig. 2003 Inter. Electron Dev. Meeting (IEDM), pp. 613-616, 2003.
14. C. H. Lee, C. Kang, J. Sim, J. S. Lee, J. Kim, Y. Shin, K. T. Park, S. Jeon, J. Sel, Y. Jeong, B. Choi, V. Kim, W. Jung, C. I. Hyun, J, Choi, and K. Kim, "Charge Trapping Memory Cell of TANOS (Si-Oxide-SiN-Al2O3-TaN) Structure Compatible to Conventional NAND Flash Memory," in Proc. Non-Volatile Semiconductor Memory Workshop (NVSMW) 2006, pp.54-55.
15. H.T. Lue, S.Y. Wang, E.K. Lai, Y.H. Shih, S.C. Lai, L. W. Yang, K. C. Chen, J. Ku, K.Y. Hsieh, R. Liu, and C.Y. Lu, "BE-SONOS: a bandgap engineered SONOS with excellent performance and reliability", in Tech. Dig. 2005 Inter. Electron Dev. Meeting (IEDM), pp. 555-558, 2005.