5.8GHz ETC SiGe-MMIC transceiver having improved PA-VCO isolation with thin silicon substrate

IEEE MTT-S International Microwave Symposium Digest

Volumn , Issue , 2006, Pages 2039-2042

  Shinjo, Shintaro ^a   Tsutsumi, Koji ^a   Nakajima, Kensuke ^a   Ueda, Hiro Omi ^a   Mori, Kazutomi ^a   Hieda, Morishige ^a   Koide, Jun ^a   Inoue, Masahiro ^a   Suematsu, Noriharu ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

MMICs; Power amplifiers; Silicon; Switches; Transceivers; Voltage controlled oscillators

Indexed keywords

AMPLITUDE SHIFT KEYING (ASK); SILICON SUBSTRATES;

GAIN CONTROL; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; POWER AMPLIFIERS; SEMICONDUCTING SILICON COMPOUNDS; VARIABLE FREQUENCY OSCILLATORS;

TRANSCEIVERS;

EID: 34250378763     PISSN: 0149645X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSYM.2006.249855     Document Type: Conference Paper

References (8)

1. Lawrence E. Larson, "Silicon Technology Tradeoffs for Radio-Frequency/Mixed-Signal "Systems-on-a-Chip"", IEEE Trans. Electron Devices, vol.50, pp.683-699, March 2003.
2. T. Matsuda, et al., "Single-Chip 5.8GHZ ETC Transceiver IC with PLL and Demodulation Circuits using SiGe HBT/CMOS", ISSCC Dig. Tech. Papers, pp.96, 449, February 2002.
3. T. Blalack, et al., "On-chip RF Isolation Techniques", Proc. IEEE BCTM, pp.205-211, 2002.
4. S. M. Sinaga, et al., "Circuit Partitioning and RF Isolation by Through-Substrate Trenches". IEEE Electronic Components and Tech. Conf., pp.1519-1523, 2004.
5. C. S. Kim, et al., "Deep Trench Guard Technology to Suppress Coupling between Inductors in Silicon RF ICs", IEEE MTT-s Symp. Digest, pp. 1873-1876, June 2001.
6. H-S Kim, et al., "The Importance of Distributed Grounding in Combination With Porous Si Trenches for the Reduction of RF Crosstalk Through p- Si Substrate", IEEE Elecron Device Lett., vol.24, pp.640-642, October 2003.
7. Y. H. Wu, et al., "Fabrication of Very High Resistivity Si with Low Loss and Cross Talk", IEEE Elecron Device Lett., vol.21, pp.442-444, September 2000.
8. M. Ono, et al, "Si Substrate Resistivity Design for On-Chip Matching Circuit Based on Electro-Magnetic Simulation", IEICE Trans. electron., vol. E84-C, no. 7, July 2001.