-
1
-
-
0035717948
-
Sub-20 nm CMOS FinFET technologies
-
Y.-K. Choi, N. Lindert, P. Xuan, S. Tang, D. Ha, E. Anderson, T.-J. King, J. Bokor, and C. Hu, "Sub-20 nm CMOS FinFET technologies," in IEDM Tech. Dig., 2001, pp. 421-424.
-
(2001)
IEDM Tech. Dig
, pp. 421-424
-
-
Choi, Y.-K.1
Lindert, N.2
Xuan, P.3
Tang, S.4
Ha, D.5
Anderson, E.6
King, T.-J.7
Bokor, J.8
Hu, C.9
-
2
-
-
0036923438
-
FinFET scaling to 10 nm gate length
-
B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang, C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.-R. Lin, and D. Kyser, "FinFET scaling to 10 nm gate length," in IEDM Tech. Dig., 2002, pp. 251-254.
-
(2002)
IEDM Tech. Dig
, pp. 251-254
-
-
Yu, B.1
Chang, L.2
Ahmed, S.3
Wang, H.4
Bell, S.5
Yang, C.-Y.6
Tabery, C.7
Ho, C.8
Xiang, Q.9
King, T.-J.10
Bokor, J.11
Hu, C.12
Lin, M.-R.13
Kyser, D.14
-
3
-
-
0038104277
-
High performance fully-depleted tri-gate CMOS transistors
-
Apr
-
B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kacalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, "High performance fully-depleted tri-gate CMOS transistors," IEEE Electron Device Lett., vol. 24, no. 4, pp. 263-265, Apr. 2003.
-
(2003)
IEEE Electron Device Lett
, vol.24
, Issue.4
, pp. 263-265
-
-
Doyle, B.S.1
Datta, S.2
Doczy, M.3
Hareland, S.4
Jin, B.5
Kacalieros, J.6
Linton, T.7
Murthy, A.8
Rios, R.9
Chau, R.10
-
4
-
-
4544367603
-
5 nm-gate nanowire FinFET
-
F.-L. Yang, D.-H. Lee, H.-Y. Chen, C.-Y. Chang, S.-D. Liu, C.-C. Huang, T.-X. Chung, H.-W. Chen, C.-C. Huang, Y.-H. Liu, C.-C. Chen, Y.-T. Chen, Y.-H. Chen, C.-J. Chen, B.-W. Chan, P.-F. Hsu, J.-H. Shieh, H.-J. Tao, Y.-C. Yeo, Y. Li, J. W. Lee, P. Chen, M.-S. Liang, and C. Hu, "5 nm-gate nanowire FinFET," in VLSI Symp. Tech. Dig., 2004, pp. 196-197.
-
(2004)
VLSI Symp. Tech. Dig
, pp. 196-197
-
-
Yang, F.-L.1
Lee, D.-H.2
Chen, H.-Y.3
Chang, C.-Y.4
Liu, S.-D.5
Huang, C.-C.6
Chung, T.-X.7
Chen, H.-W.8
Huang, C.-C.9
Liu, Y.-H.10
Chen, C.-C.11
Chen, Y.-T.12
Chen, Y.-H.13
Chen, C.-J.14
Chan, B.-W.15
Hsu, P.-F.16
Shieh, J.-H.17
Tao, H.-J.18
Yeo, Y.-C.19
Li, Y.20
Lee, J.W.21
Chen, P.22
Liang, M.-S.23
Hu, C.24
more..
-
5
-
-
0026173513
-
MOSFET substrate current model for circuit simulation
-
Jun
-
N. D. Arora and M. Sharma, "MOSFET substrate current model for circuit simulation," IEEE Trans. Electron Devices, vol. 38, no. 6, pp. 1392-1398, Jun. 1991.
-
(1991)
IEEE Trans. Electron Devices
, vol.38
, Issue.6
, pp. 1392-1398
-
-
Arora, N.D.1
Sharma, M.2
-
6
-
-
0033879953
-
A new substrate current model for submicron MOSFET's
-
Apr
-
J. S. Kolhatkar and A. K. Dutta, "A new substrate current model for submicron MOSFET's," IEEE Trans. Electron Devices, vol. 47, no. 4, pp. 861-863, Apr. 2000.
-
(2000)
IEEE Trans. Electron Devices
, vol.47
, Issue.4
, pp. 861-863
-
-
Kolhatkar, J.S.1
Dutta, A.K.2
-
7
-
-
0029487295
-
A physically-based MOS transistor avalanche breakdown model
-
Dec
-
H. Wong, "A physically-based MOS transistor avalanche breakdown model," IEEE Trans. Electron Devices, vol. 42, no. 12, pp. 2197-2202, Dec. 1995.
-
(1995)
IEEE Trans. Electron Devices
, vol.42
, Issue.12
, pp. 2197-2202
-
-
Wong, H.1
-
8
-
-
0028513923
-
Effects of the velocity satured region on MOSFET characteristics
-
Sep
-
K. Takeuchi and M. Fukuma, "Effects of the velocity satured region on MOSFET characteristics," IEEE Trans. Electron Devices, vol. 41, no. 9, pp. 1623-1627, Sep. 1994.
-
(1994)
IEEE Trans. Electron Devices
, vol.41
, Issue.9
, pp. 1623-1627
-
-
Takeuchi, K.1
Fukuma, M.2
-
9
-
-
0021601456
-
A simple method to characterize substrate current in MOSFETs
-
Dec
-
T. Y. Chan, P. K. Ko, and C. Hu, "A simple method to characterize substrate current in MOSFETs," IEEE Electron Device Lett., vol. EDL-5, no. 12, pp. 505-507, Dec. 1984.
-
(1984)
IEEE Electron Device Lett
, vol.EDL-5
, Issue.12
, pp. 505-507
-
-
Chan, T.Y.1
Ko, P.K.2
Hu, C.3
-
10
-
-
0036684706
-
FinFET design considerations based on 3-D simulation and analytical modeling
-
Aug
-
G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, and E. C.-C. Kan, "FinFET design considerations based on 3-D simulation and analytical modeling," IEEE Trans. Electron Devices, vol. 49, no. 8, pp. 1411-1419, Aug. 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, Issue.8
, pp. 1411-1419
-
-
Pei, G.1
Kedzierski, J.2
Oldiges, P.3
Ieong, M.4
Kan, E.C.-C.5
-
11
-
-
0031270980
-
Approximation of the length of velocity saturation region in MOSFET's
-
Nov
-
H. Wong and M. C. Poon, "Approximation of the length of velocity saturation region in MOSFET's," IEEE Trans. Electron Devices, vol. 44, no. 11, pp. 2033-2036, Nov. 1997.
-
(1997)
IEEE Trans. Electron Devices
, vol.44
, Issue.11
, pp. 2033-2036
-
-
Wong, H.1
Poon, M.C.2
-
12
-
-
21044449128
-
Analysis of the parasitic S/D resistance in multiple-gate Fets
-
Jun
-
A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. D. Meyer, "Analysis of the parasitic S/D resistance in multiple-gate Fets," IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1132-1140, Jun. 2005.
-
(2005)
IEEE Trans. Electron Devices
, vol.52
, Issue.6
, pp. 1132-1140
-
-
Dixit, A.1
Kottantharayil, A.2
Collaert, N.3
Goodwin, M.4
Jurczak, M.5
Meyer, K.D.6
-
13
-
-
0842331400
-
Reliability study of CMOS FinFETs
-
Y.-K. Choi, D. Ha, E. Snow, J. Bokor, and T.-J. King, "Reliability study of CMOS FinFETs," in IEDM Tech. Dig., 2003, pp. 177-180.
-
(2003)
IEDM Tech. Dig
, pp. 177-180
-
-
Choi, Y.-K.1
Ha, D.2
Snow, E.3
Bokor, J.4
King, T.-J.5
-
14
-
-
0141761522
-
Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers
-
T. Park, S. Choi, D. H. Lee, J. R. Yoo, B. C. Lee, J. Y. Kim, C. G. Lee, K. K. Chi, S. H. Hong, S. J. Hyun, Y. G. Shin, J. N. Han, I. S. Park, U. I. Chung, J. T. Moon, E. Yoon, and J. H. Lee, "Fabrication of body-tied FinFETs (Omega MOSFETs) using bulk Si wafers," in VLSI Symp. Tech. Dig., 2003, pp. 135-136.
-
(2003)
VLSI Symp. Tech. Dig
, pp. 135-136
-
-
Park, T.1
Choi, S.2
Lee, D.H.3
Yoo, J.R.4
Lee, B.C.5
Kim, J.Y.6
Lee, C.G.7
Chi, K.K.8
Hong, S.H.9
Hyun, S.J.10
Shin, Y.G.11
Han, J.N.12
Park, I.S.13
Chung, U.I.14
Moon, J.T.15
Yoon, E.16
Lee, J.H.17
|