A 10-Gb/s Inductorless CMOS Limiting Amplifier with Third-Order Interleaving Active Feedback

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 5, 2007, Pages 1111-1120

  Huang, Huei Yan ^b   Chien, Jun Chau ^a,b   Lu, Liang Hung ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Active feedback; Bandwidth enhancement techniques; Broadband amplifiers; Gain flatness; Inductive peaking; Limiting amplifiers; Optical communications

Indexed keywords

ACTIVE FEEDBACK; CHIP SIZE; INDUCTIVE PEAKING; INPUT SENSITIVITY;

BANDWIDTH; BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; FEEDBACK; GAIN CONTROL; OPTICAL COMMUNICATION;

BROADBAND AMPLIFIERS;

EID: 34247333794     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.894819     Document Type: Conference Paper

References (13)

1. Y. M. Greshishchev and P. Schvan, "A 60-dB gain, 55-dB dynamic range, 10-Gb/s broadband SiGe HBT limiting amplifier," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1914-1920, Dec. 1999.
2. C. Q. Wu, E. A. Sovero, and B. Massey, "40 GHz transimpedance amplifier with differential outputs using InP/InGaAs heterojunction bipolar transistors," in Symp. GaAs IC Dig. Tech. Papers, Oct. 2002, pp. 60-63.
3. H. Tran, F. Fera, D. S. McPherson, D. Viorel, and S. P. Voinigescu, "6-kΩ 43-Gb/s differential transimpedance-limiting amplifier with auto-zero feedback and high dynamic range," IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1680-1689, Oct. 2004.
4. E. Säckinger and W. C. Fischer, "A 3-GHz 32-dB CMOS limiting amplifier for SONET OC-48 receiver," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1884-1888, Dec. 2000.
5. C. H. Wu, J. W. Liao, and S. I. Liu, "A IV 4.2mW fully integrated 2.5 Gb/s CMOS limiting amplifier using folded active inductors," in Proc. IEEE ISCAS, May 2004, vol. 1, pp. 1044-1047.
6. C. H. Wu, C. S. Liu, and S. I. Liu, "A 2 GHz CMOS variable-gain amplifier with 50 dB linear-in-magnitude controlled gain range for 10 GBase-LX4 Ethernet," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 484-485.
7. H. C. Tsai, J. Y. Yeh, W. H. Tu, T. C. Lee, and C. K. Wang, "A 10 GBase-LX4 receiver front end transimpedance amplifier and limiting amplifier," in Proc. IEEE International Symposium on Circuits and Systems, May 2004, vol. 4, pp. 393-396.
8. R. Tao and M. Berroth, "10 Gb/s CMOS limiting amplifier for optical links," in Proc. ESSCIRC, Sep. 2003, pp. 285-287.
9. W. Z. Chen, Y. L. Cheng, and D. S. Lin, "A 1.8-V 10-Gb/s fully integrated CMOS optical receiver analog front-end," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1388-1396, Jun. 2005.
10. S. Galal and B. Razavi, "10-Gb/s limiting amplifier and laser/modulator driver in 0.18 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2138-2146, Dec. 2003.
11. C.-H. Lee and S.-I. Liu, "A 35-Gb/s limiting amplifier in 0.13-μm CMOS technology," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2006, pp. 152-153.
12. R. P. Jindal, "Gigahertz-band high-gain low-noise AGC amplifiers in fine-line NMOS," IEEE J. Solid-State Circuits, vol. SC-22, pp. 512-521, Aug. 1987.
13. B. Analui and A. Hajimiri, "Bandwidth enhancement for transimpedance amplifiers," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1263-1270, Aug. 2004.