Influence of loop optimizations on energy consumption of multi-bank memory systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2304, Issue , 2002, Pages 276-292

  Kandemir, Mahmut ^a   Kolcu, Ibrahim ^b   Kadayif, Ismail ^a  

^a The Pennsylvania State University   (United States)

^b UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; ENERGY CONSERVATION; ENERGY UTILIZATION; LINEAR TRANSFORMATIONS; MATHEMATICAL TRANSFORMATIONS; MEMORY ARCHITECTURE; PROGRAM COMPILERS;

ENERGY BENEFITS; ENERGY OPTIMIZATION; ENERGY PERSPECTIVES; LOOP OPTIMIZATIONS; LOOP TRANSFORMATION; LOW-POWER OPERATING MODES; MEMORY STRUCTURE; MULTI-BANK MEMORY;

CACHE MEMORY;

EID: 84959050600     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45937-5_20     Document Type: Conference Paper

References (12)

1. F. Catthoor, S. Wuytack, E. D. Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design, Kluwer Academic Publishers, June 1998.
2. V. Delaluz, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Energy-oriented compiler optimizations for partitioned memory architectures. In Proc. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, November 2000.
3. V. Delaluz, M. Kandemir, N. Vijaykrishnan, A. Sivasubramaniam, and M. J. Irwin. DRAM energy management using software and hardware directed power mode control. In Proc. the 7th International Conference on High Performance Computer Architecture, Monterrey, Mexico, January 2001.
4. DSPstone Benchmark Suite. http://www.ert.rwth-aachen.de/Projekte/Tools/DSPSTONE/dspstone.html.
5. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, December 1996.
6. A. R. Lebeck, X. Fan, H. Zeng, and C. S. Ellis. Power aware page allocation. In Proc. Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, November 2000.
7. W. Li. Compiling for NUMA Parallel Machines. Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
8. K. McKinley, S. Carr, and C. W. Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems, 1996.
9. M. O’Boyle and P. Knijnenburg. Integrating loop and data transformations for global optimisation. In Proc. International Conference on Parallel Architectures and Compilation Techniques, October 1998, Paris, France.
10. Rambus Inc. http://www.rambus.com/.
11. 128/144-MBit Direct RDRAM Data Sheet, Rambus Inc., May 1999.
12. M. Wolfe. High Performance Compilers for Parallel Computing, Addison-Wesley Publishing Company, 1996.