On the relation between simulation-based and SAT-based diagnosis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Fey, Görschwin ^a   Safarpour, Sean ^b   Veneris, Andreas ^b   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; DATA REDUCTION; ERROR ANALYSIS; PROBLEM SOLVING;

EQUIVALENCE CHECKING; LARGE CIRCUITS; PROPERTY CHECKING; RESOURCE INTENSIVE PROCESS;

SYSTEMS ANALYSIS;

EID: 34047178467     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.243999     Document Type: Conference Paper

References (19)

1. M. S. Abadir, J. Ferguson, and T. Kirkland. Logic verification via test generation. IEEE Trans. on CAD, 7:172-177, 1988.
2. M. Abramovici, P. Menon, and D. Miller. Critical path tracing an alternative to fault simulation. In Design Automation Conf., pages 214-220, 1983.
3. M. Ali, S. Safarpour, A. Veneris, M. Abadir, and R. Drechsler. Post-verification debugging of hierarchical designs. In Int'l Conf. on CAD, pages 871-876, 2005.
4. M. Ali, A. Veneris, S. Safarpour, R. Drechsler, A. Smith, and M.S. Abadir. Debugging sequential circuits using Boolean satisfiability. In Int'l Conf. on CAD, pages 204-209, 2004.
5. V. Boppana, R. Mukherjee, J. Jain, M. Fujita, and P. Bollineni. Multiple error diagnosis based on Xlists. In Design Automation Conf., pages 660-865, 1999.
6. G. Cabodi, P. Camurati, F. Corno, P. Prinetto, and M. Reorda. A new model for improving symbolic product machine traversal. In Design Automation Conf., pages 614-619, 1992.
7. M. Garey and D. Johnson. Computers and Intractability - A Guide to NP-Completeness. Freeman, San Francisco, 1979.
8. D. W. Hoffmann and T. Kropf. Efficient design error correction of digital circuits. In Int'l Conf. on Comp. Design, pages 465-472, 2000.
9. S.-Y. Huang and K.-T. Cheng. Errortracer: Design error diagnosis based on fault simulation techniques. IEEE Trans. on CAD, 18(9):1341-1352, 1999.
10. A. Kuehlmann, D. I. Cheng, A. Srinivasan, and D. P. LaPotin. Error diagnosis for transistor-level verification. In Design Automation Conf., pages 218-224, 1994.
11. T. Larrabee. Test pattern generation using Boolean satisfiability. IEEE Trans. on CAD, 11:4-15. 1992.
12. C.-C. Lin, K.-C. Chen, S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng. Logic synthesis for engineering change. In Design Automation Conf., pages 647-651, 1995.
13. J. Liu and A. Veneris. Incremental fault diagnosis. IEEE Trans. on CAD, 24(4):1514-1545, 2005.
14. J. Marques-Silva and K. Sakallah. GRASP - a new search algorithm for satisfiability. In Int'l Conf. on CAD, pages 220-227, 1996.
15. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. In Design Automation Conf., pages 530-535, 2001.
16. A. Smith. Diagnosis of combinational logic circuits using Boolean satisfiability. Master's thesis, University of Toronto, Canada, 2004.
17. A. Smith, A. Veneris, and A. Viglas. Design diagnosis using Boolean satisfiability. In ASP Design Automation Conf., pages 218-223, 2004.
18. A. Veneris and I. N. Hajj. Design error diagnosis and correction via test vector simulation. IEEE Trans. on CAD, 18(12):18031816, 1999.
19. J. Whittemore, J. Kim, and K. Sakallah. SATIRE: A new incremental satisfiability engine. In Design Automation Conf., pages 542-545, 2001.