Evaluating coverage of error detection logic for soft errors using formal methods

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Krautz, U ^a   Pflanz, M ^b   Jacobi, C ^b   Tast, H W ^b   Weber, K ^b   Vierhaus, H T ^c  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

^b IBM   (Germany)

^c BRANDENBURG UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Error detection and correction; Fault error coverage; Formal verification; Soft error injection

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; ERROR ANALYSIS; ERROR CORRECTION; FAULT TOLERANCE; FORMAL LOGIC;

FAULT/ERROR COVERAGE; FORMAL VERIFICATION APPROACH; SOFT ERROR INJECTION; SYMBOLIC SIMULATION;

ERROR DETECTION;

EID: 34047140018     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244062     Document Type: Conference Paper

References (14)

1. Robert Baumann, "Soft Errors in Advanced Computer Systems", IEEE Design & Test of Computers, May-June 2005, p. 263
2. M. Phadoongsidhi, K.K. Saluja, "Event-Centric Simulation of Crosstalk Pulse Faults in Sequential Circuits", Proc. 21st Intl. Conference on Computer Design, 2003, pp. 42-47
3. P. Folkesson, S. Svensson, J. Karlsson, "A Comparison of Simulation Based and Scan Chain Implemented Fault Injection", 28th Annual International Symposium on Fault-Tolerant Computing, 1998, Munich, pp. 284-293
4. R.J. Maritnez, PJ. Gil, G. Martin, C. Pererz, J.J. Serrano, "Experimental validation of high-speed fault tolerant systems using physical fault injection", Dependable Computing for Critical Applications, No. 7, 1999, pp. 249-265
5. C. Constantinescu, "Experimental evaluation of error detection mechanisms", IEEE Transactions on Reliability, Mar 2003, pp. 53-57
6. S.R. Seward, P.K. Lala, "Fault Injection for Verifying Testability at the VHDL Level", Intl. Test Conference, 2003, p. 131-137
7. J.R. Samson, W. Moreno, F. Flaquez, "Validating fault tolerant designs using laser fault injection", IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 1997, pp. 175-183
8. R. Velazco, T. Calin, M. Nicolaidis, S.C. Moss, S.D. LaLumondiere, V.T. Tran, R. Koga, "SEU-hardened storage cell validation using a pulsed laser", Nuclear Science, Vol. 43 No. 6 Dec. 1996, pp. 2843-2848
9. th IEEE International On-Line Testing Symposium", July 2005, pp. 260-265
10. J.-C. Lo, S. Thanawastien, T.R.N. Rao, M. Nicolaidis, "An SFS Berger Check Prediction ALU and Its Application to Self-Checking Processors Designs", IEEE Trans On CAD, vol. 11, No. 4, April 1992, pp. 525-540
11. M. Pflanz, K. Walther, H.T. Vierhaus, "On-line Error Detection Techniques for Dependable Embedded Processors with High Complexity", Int. On-line Test Workshop (IOLTW'01), July, 2001, Italy
12. M. Pflanz, "Online Error Detection and Fast Recover Techniques for Dependable Embedded Processors", Springer book, 2002
13. C. Jacobi, K. Weber, V. Paruthi, J. Baumgartner, "Automatic Formal Verification of Fused-Multiply-Add FPUs", Design, Automation and Test in Europe (DATE) 2005,
14. V. Paruthi, C Jacobi_, K. Weber, "Effcient Symbolic Simulation via Dynamic Scheduling, Don't Caring, and Case Splitting", CHARME 2005