Event-centric simulation of crosstalk pulse faults in sequential circuits

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2003, Pages 42-47

  Phadoongsidhi, Marong ^a   Saluja, Kewal K ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; CROSSTALK; FAILURE ANALYSIS;

CROSSTALK FAULT EXCITATION; FAULT SIMULATOR;

SEQUENTIAL CIRCUITS;

EID: 0345413321     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. M. Abramovici, M. A. Breuer, and A. D. Friedman. Digital Systems Testing and Testable Design. IEEE Press, 1990.
2. F. Brglez, D. Bryan, and K. Kozminski. Combinational profiles of sequential benchmark circuits. International Symposium of Circuits & Systems, pages 1929-1934, May 1989.
3. L. Chen, T. M. Mak, M. A. Breuer, and S. K. Gupta. Crosstalk test generation on pseudo industrial circuits: A case study. Proc. International Test Conference, pages 548-557, 2001.
4. W. Y. Chen, S. K. Gupta, and M. A. Breuer. Analytic models for crosstalk delay and pulse analysis under non-ideal inputs. Proc. International Test Conference, pages 809-818, 1997.
5. W. Y. Chen, S. K. Gupta, and M. A. Breuer. Test generation for crosstalk-induced delay in integrated circuits. Proc. International Test Conference, pages 191-200, 1999.
6. S. H. Choi, P. C. Paul, and K. Roy. Dynamic noise analysis with capacitive and inductive coupling. Proc. 15th International Conference on VLSI Design, pages 65-70, 2002.
7. N. Itazaki, Y. Idomoto, and K. Kinoshita. A fault simulation method for crosstalk faults in synchronous sequential circuits. Proc. 26th Fault-Tolerant Computing Symposium, pages 38-43, 1996.
8. K. J. Keller, H. Takahashi, K. K. Saluja, and Y. Takamatsu. On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits. Proc. International Test Conference, pages 568-577, 2001.
9. T. P. Kelsey, K. K. Saluja, and S. Y. Lee. An efficient algorithm for sequential circuit test generation. IEEE Transactions on Computers, pages 1361-1371, 1993.
10. S. Nazarian, H. Huang, S. Natarajan, S. K. Gupta, and M. A. Breuer. Xiden: Crosstalk target identification framework. Proc. International Test Conference, pages 365-374, 2002.
11. T. Niermann and J. H. Patel. HITEC: A test generation package for sequential circuits. Proc. European Design Automation Conference, pages 214-218, 1991.
12. M. Phadoongsidhi, K. T. Le, and K. K. Saluja. A concurrent fault simulation for crosstalk faults in sequential circuits. Proc. 11th Asian Test Symposium, pages 182-187, 2002.
13. H. Takahashi, M. Phadoongsidhi, Y. Higami, K. K. Saluja, and Y. Takamatsu. Simulation-based diagnosis for crosstalk faults in sequential circuits. Proc. 10th Asian Test Symposium, pages 63-68, 2001.
14. H. Takahashi, M. Phadoongsidhi, Y. Higami, K. K. Saluja, and Y. Takamatsu. Diagnosing crosstalk faults in sequential circuits using fault simulation. IEICE Transactions on Information and Systems, pages 1515-1525, 2002.
15. E. G. Ulrich. Exclusive simulation of activity in digital networks. Communications of the ACM, 12(2):102-110, February 1969.