Networks on chips for high-end consumer-electronics TV system architectures

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2, Issue , 2006, Pages

  Steenhof, Frits ^a   Duque, Harry ^b   Nilsson, Björn ^b   Goossens, Kees ^c   Llopis, Rafael Peset ^a  

^a Innovation Laboratory   (Netherlands)

^b LUND UNIVERSITY   (Sweden)

^c PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL PERFORMANCE; CONSUMER ELECTRONICS PRODUCTS; MULTIPLEXERS; NETWORKS ON CHIPS (NOC);

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; ELECTRONIC EQUIPMENT; GRAPH THEORY; IMAGE QUALITY; INTERCONNECTION NETWORKS; MULTIPLEXING; TELEVISION;

MICROPROCESSOR CHIPS;

EID: 34047094976     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269064     Document Type: Conference Paper

References (25)

1. A. A. Abbo, et al. Power consumption of performance-scaled SIMD processors. In PATMOS, 2004.
2. M. Bekooij, et al. Predictable embedded multiprocessor system design. In SCOPES, 2004.
3. L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.
4. T. Bjerregaard and J. Sparsø. A router architecture for connectionoriented service guarantees in the MANGO clockless network-on-chip. In DATE, 2005.
5. E. Bolotin, et al. QNoC: QoS architecture and design process for network on chip. J. of Systems Architecture, 50(2-3), Feb. 2004.
6. A. Danilin, M. Bennebroek, and S. Sawitzki. A novel toolset for the development of FPGA-like reconfigurable logic. In FPL, 2005.
7. J. A. de Oliveira and H. van Antwerpen. The Philips Nexperia digital video platform. In G. Martin and H. Chang, editors, Winning the SoC Revolution. Kluwer Academic, 2003.
8. J. Dielissen, et al. Power measurements and analysis of a network on chip. Technical Note 2005/00282, Philips Research, Apr. 2005.
9. O. P. Gangwal, et al. Understanding video pixel processing applications for flexible implementations. In Euromicro, 2003.
10. O. P. Gangwal, et al. Building predictable systems on chip: An analysis of guaranteed communication in the Æthereal network on chip. In P. van der Stok, editor, Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices, volume 3 of Philips Research Book Series, chapter 1. Springer, 2005.
11. K. Goossens, et al. A design flow for application-specific networks on chip with guaranteed performance to accelerate SOC design and verification. In DATE, 2005.
12. K. Goossens, J. Dielissen, and A. Rǎdulescu. The Ethereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5):21-31, Sept-Oct 2005.
13. K. Goossens, et al. Interconnect and memory organization in SOCs for advanced set-top boxes and TV -Evolution, analysis, and trends. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, Interconnect-Centric Design for Advanced SoC and NoC, chapter 15, pages 399-423. Kluwer, 2004.
14. A. Hansson, et al. A unified approach to constrained mapping and routing on network-on-chip architectures. In CODES+ISSS, 2005.
15. T. Marescaux, et al. Interconnection networks enable fine-grain dynamic multitasking on FPGAs. FPL, 2002.
16. S. Murali, et al. A methodology for mapping multiple use-cases on to networks on chip. In DATE, 2006.
17. S. Murali, et al. Mapping and configuration methods for multi-usecase networks on chips. In ASP-DAC, 2006.
18. V. Nollet, et al. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. In DATE, 2005.
19. PCI-SIG. PCI Express Base Specification Revision 1.0a, Apr. 2003.
20. R. Peset Llopis. Is there a future for differentiating ICs for high-end televisions? Presented at the International Seminar on Application-Specific Multi-Processor SoC (MPSOC), July 2004.
21. Philips. Nexperia PNX8550 Home Entertainment Engine, Dec. 2003.
22. Philips. Nexperia PNX15xx Series Data Book, Dec. 2004.
23. Philips Semiconductors. Device Transaction Level (DTL) Protocol Specification. Version 2.2, July 2002.
24. S. Rathnam and G. Slavenburg. Processing the new world of inter-active media. Signal Processing Magazine, 15(2), Mar. 1998.
25. A. Rǎdulescu, et al. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans. on CAD of Integrated Circuits and Systems, 24(1):4-17, Jan. 2005.