Function-in-layout: A demonstration with bio-inspired hyperacuity chip

International Journal of Circuit Theory and Applications

Volumn 35, Issue 2, 2007, Pages 149-164

  Mozsáry, András ^a   Chung, Jen Feng ^b   Roska, Tamás ^a,c  

^a PÁZMÁNY PÉTER CATHOLIC UNIVERSITY   (Hungary)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^c INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

Author keywords

Cellular neural network; Cellular nonlinear network; Cellular wave computer; Delay domain computing; Function in layout; Hyperacuity; Non Boolean logic; Time to digital converter

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BOOLEAN ALGEBRA; CELLULAR NEURAL NETWORKS; COMPUTATION THEORY; DELAY CIRCUITS; FUNCTION EVALUATION; PROBLEM SOLVING;

CELLULAR NONLINEAR NETWORKS; CELLULAR WAVE COMPUTERS; DELAY DOMAIN COMPUTING; FUNCTION-IN-LAYOUT; HYPERACUITY; NON BOOLEAN LOGIC;

BIOCHIPS;

EID: 33947726434     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.385     Document Type: Article

References (23)

1. Chua LO, Yang L. Cellular neural networks: theory. IEEE Transactions on Circuits and Systems 1988; 35: 1257-1272.
2. Roska T. Cellular wave computers for brain-like spatial-temporal sensory computing. IEEE Circuits and Systems Magazine 2005; 5(2):5-19.
3. Chua LO, Roska T. The CNN paradigm. IEEE Transactions on Circuits and Systems I 1993; 40(3):147-156.
4. Roska T, Chua LO. The CNN universal machine - an analogic array computer. IEEE Transactions on Circuits and Systems - II 1993; 40:163-173.
5. Werblin F, Roska T, Chua LO. The analogic cellular neural network as a bionic eye. International Journal of Circuit Theory and Applications 1995; 23:541-569.
6. Lev L, Chao P. Down to the wire - requirements for nanometer design implementation. White Paper, Cadence Design Systems Inc., 2003.
7. Dominguez-Castro R, Espejo S, Rodríguez-Vázquez A, Carmona R, Foldesy P, Zarandy A, Szolgay P, Sziranyi T, Roska T. A 0.8-μm CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage. IEEE Journal of Solid-State Circuits 1997; 32(7):1013-1026.
8. 6 transistors analog programmable array processor for real time image processing. Proceedings of the Fifth European Solid-State Circuits Conference, Duisburg, Germany, September 1999; 358-361.
9. Rodríguez-Vázquez A, Liñan-Cembrano G, Carranza L, Roca-Moreno E, Carmona-Galan R, Jimenez-Garrido F, Dominguez-Castro R, Meana SE. ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VsoCs. IEEE Transactions on Circuits and Systems I 2004; 51(5):851-863.
10. Lotz K, Bölöni L, Roska T, Hámori J. Hyperacuity in time: a CNN model of a time-coding pathway of sound localization. IEEE Transactions on Circuits and Systems - I: Fundamental Theory and Applications 1999; 46(8):994-1002.
11. Christiansen J. An integrated CMOS 0.15 ns digital timing generator for TDCs and clock distribution systems. IEEE Transactions on Nuclear Science 1995; 42(4):753-757.
12. Gorbics MS, Kelly J, Roberts KM, Sumner RL. A high resolution multihit time to digital converter integrated circuit. IEEE Nuclear Science Symposium, Conference Record, vol. 1. 2-9 November 1996; 421-425.
13. Carr CE, Konishi M. A circuit for detection of interaural time differences in the brain stem of the barn owl. Journal of Neuroscience 1990; 10:3227-3246.
14. Fujita I, Konishi M. The role of GABAergic inhibition in processing of interaural time difference in the owl's auditory system. Journal of Neuroscience 1991; 11:722-739.
15. Jacobs A, Roska T, Werblin F. Methods for constructing physiologically motivated neuromorphic models in CNNs. International Journal of Circuit Theory and Applications 1996; 24(3):315-339.
16. Lotz K, Jacobs A, Vandewalle J, Werblin F, Roska T, Vidnyánszky Z, Hámori J. Cellular neural network realizations of neuron models with diverse spiking patterns. International Journal of Circuit Theory and Applications 1996; 24(3):301-314.
17. Mantyniemmi A, Rahkonen T, Kostamovaara J. A high resolution digital CMOS time-to-digital converter based on nested delay locked loops. IEEE International Symposium on Circuits and Systems, ISCAS'99 Proceedings, vol. 2. 1999; 537-540.
18. Raisanen-Ruotsalainen E, Rahkonen T, Kostamovaara J. A low power CMOS time-to-digital converter. IEEE Journal of Solid-State Circuits 1995; 30(9):984-990.
19. Chen P, Liu S, Wu J. A CMOS pulse-shrinking delay element for time interval measurement. IEEE Transactions on Circuits and Systems - II 2000; 47(9):954-958.
20. Tisa S, Lotito A, Giudice A, Zappa F. Monolithic time-to-digital converter with 20 ps resolution. European Solid-State Circuits Conference ESSCIRC' 03, 2003; 465-468.
21. Nissinen I, Mantyniemi A, Kostamovaara J. A CMOS time-to-digital converter based on a ring oscillator for a laser radar. European Solid-State Circuits Conference ESSCIRC' 03, 2003; 469-470.
22. Kalisz J et al. Field-programmable-gate-array-based time-to-digital converter with 200 ps resolution. IEEE Transactions on Instrumentation and Measurement 1997; 46:51-55.
23. Dudek P, Szczepanski S, Hatfield JV. A high-resolution CMOS time-to-digital converter utilizing a vernier delay line. IEEE Journal of Solid-State Circuits (JSSC) 2000; 35:240-247.