The future of simulation: A field of dreams?

Computer

Volumn 39, Issue 11, 2006, Pages 22-29

  Yi, Joshua J ^a   Eeckhout, Lieven ^b   Lilja, David J ^c   Calder, Brad ^d   John, Lizy K ^e   Smith, James E ^f  

^a FREESCALE SEMICONDUCTOR INC   (United States)

^b GHENT UNIVERSITY   (Belgium)

^c University of Minnesota   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

^e The University of Texas at Austin   (United States)

^f University of Wisconsin Madison   (United States)

Author keywords

Computer performance evaluation; Processor performance; Simulation

Indexed keywords

EID: 33947433665     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2006.404     Document Type: Article

References (15)

1. K. Skadron et al., "Challenges in Computer Architecture Evaluation," Computer, Aug. 2003, pp. 30-36.
2. M. Vachharajani et al., "Microarchitectural Exploration with Liberty," Proc. 35th Ann. Int'l Symp. Microarchitecture, IEEE CS Press, 2002, pp. 271-282.
3. T. Karkhanis and J. Smith, "Modeling Superscalar Processors," Proc. 31st Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2004, pp. 338-349.
4. T. Sherwood, M. Oskin, and B. Calder, "Balancing Design Options with Sherpa," Proc. Int'l Conf. Compilers, Architecture, and Synthesis for Embedded Systems, ACM Press, 2004, pp. 57-68.
5. S. Nussbaum and J. Smith, "Modeling Superscalar Processors via Statistical Simulation," Proc. 11th Ann. Int'l Conf. Parallel Architectures and Compilation Techniques, IEEE CS Press, 2001, pp. 15-24.
6. L. Eeckhout et al., "Control Flow Modeling in Statistical Simulation for Accurate and Efficient Processor Design Studies," Proc. 31st Ann. Int'l Symp. Computer Architecture, IEEE CS Press, 2004, pp. 351-362.
7. S. Narayanasamy et al., "Automatic Logging of Operating System Effects to Guide Application-Level Architecture Simulation," Proc. Joint Int'l Conf. Measurement and Modeling of Computer Systems, ACM Press, 2006, pp. 216-227.
8. T. Sherwood et al., "Automatically Characterizing Large Scale Program Behavior," Proc. 10th Int'l Conf. Architectural Support for Programming Languages and Operating Systems, ACM Press, 2002, pp. 45-57.
9. R. Wunderlich et al., "SMARTS: Accelerating Microarchitectural Simulation via Rigorous Statistical Sampling," Proc. 30th Ann. Int'l Symp. Computer Architecture, ACM Press, 2003, pp. 84-95.
10. S. Girbal et al., "DiST: A Simple, Reliable and Scalable Method to Significantly Reduce Processor Architecture Simulation Time," Proc. 2003 ACM Sigmetrics Int'l Conf. Measurement Measurement and Modeling of Computer Systems, ACM Press, 2003, pp. 1-12.
11. M. Van Biesbrouck, L. Eeckhout, and B. Calder, "Efficient Sampling Startup for Sampled Processor Simulation," Proc. 2005 Int'l Conf. High Performance Embedded Architectures and Compilers, Springer, 2005, pp. 47-67.
12. J. Haskins Jr. and K. Skadron, "Memory Reference Reuse Latency: Accelerated Warmup for Sampled Microarchitecture Simulation," Proc. 2003 Int'l Symp. Performance Analysis of Systems and Software, IEEE Press, 2003, pp. 195-203.
13. J. Yi et al., "Characterizing and Comparing Prevailing Simulation Methodologies," Proc. 11th Ann. Int'l Symp. High-Performance Computer Architecture, IEEE CS Press, 2005, pp. 266-277.
14. J. Yi, D. Lilja, and D. Hawkins, "A Statistically Rigorous Approach for Improving Simulation Methodology," Proc. 9th Ann. Int'l Symp. High-Performance Computer Architecture, IEEE CS Press, 2003, pp. 281-291.
15. L. Eeckhout, H. Vandierendonck, and K. De Bosschere, "Workload Design: Selecting Representative Program-Input Pairs," Proc. 11th Ann. Int'l Conf. Parallel Architectures and Compilation Techniques, IEEE CS Press, 2002, pp. 83-94.