-
1
-
-
0035167288
-
A SOI capacitorless IT-DRAM concept
-
Oct
-
S. Okhonin, M. Nagoga, J. M. Sallese, and P. Fazan, "A SOI capacitorless IT-DRAM concept," in Proc. IEEE Int. SOI Conf., Oct. 2001, pp. 153-154.
-
(2001)
Proc. IEEE Int. SOI Conf
, pp. 153-154
-
-
Okhonin, S.1
Nagoga, M.2
Sallese, J.M.3
Fazan, P.4
-
2
-
-
0036104766
-
Memory design using one-transistor gain cell on SOI
-
Feb
-
T. Ohsawa, K. Fujita, T. Higashi, Y. Iwata, T. Kajiyama, Y. Asao, and K. Sunouchi, "Memory design using one-transistor gain cell on SOI," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 152-153.
-
(2002)
ISSCC Dig. Tech. Papers
, pp. 152-153
-
-
Ohsawa, T.1
Fujita, K.2
Higashi, T.3
Iwata, Y.4
Kajiyama, T.5
Asao, Y.6
Sunouchi, K.7
-
3
-
-
0036610025
-
A capacitorless double-gate DRAM cell
-
Jun
-
C. Kuo, T. J. King, and C. Hu, "A capacitorless double-gate DRAM cell," IEEE Electron Device Lett., vol. 23, no. 6, pp. 345-347, Jun. 2002.
-
(2002)
IEEE Electron Device Lett
, vol.23
, Issue.6
, pp. 345-347
-
-
Kuo, C.1
King, T.J.2
Hu, C.3
-
4
-
-
0036857083
-
Memory design using a one-transistor gain cell on SOI
-
Nov
-
T. Ohsawa, K. Fujita, T. Higashi, Y. Iwata, T. Kajiyama, Y. Asao, and K. Sunouchi, "Memory design using a one-transistor gain cell on SOI," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1510-1522, Nov. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.11
, pp. 1510-1522
-
-
Ohsawa, T.1
Fujita, K.2
Higashi, T.3
Iwata, Y.4
Kajiyama, T.5
Asao, Y.6
Sunouchi, K.7
-
5
-
-
0141649575
-
FBC (Floating Body Cell) for embedded DRAM on SOI
-
Jun
-
K. Inoh, T. Shino, H. Yamada, H. Nakajima, Y. Minami, T. Yamada, T. Ohsawa, T. Higashi, K. Fujita, T. Ikehashi, T. Kajiyama, Y. Fukuzumi, T. Hamamoto, and H. Ishiuchi, "FBC (Floating Body Cell) for embedded DRAM on SOI," in Symp. VLSI Tech. Dig., Jun. 2003, pp. 63-64.
-
(2003)
Symp. VLSI Tech. Dig
, pp. 63-64
-
-
Inoh, K.1
Shino, T.2
Yamada, H.3
Nakajima, H.4
Minami, Y.5
Yamada, T.6
Ohsawa, T.7
Higashi, T.8
Fujita, K.9
Ikehashi, T.10
Kajiyama, T.11
Fukuzumi, Y.12
Hamamoto, T.13
Ishiuchi, H.14
-
6
-
-
4544260160
-
Highly scalable FBC (Floating Body Cell) with 25 nm BOX structure for embedded DRAM applications
-
Jun
-
T. Shino, T. Higashi, K. Fujita, T. Ohsawa, Y. Minami, T. Yamada, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "Highly scalable FBC (Floating Body Cell) with 25 nm BOX structure for embedded DRAM applications," in Symp. VLSI Tech. Dig., Jun. 2004, pp. 132-133.
-
(2004)
Symp. VLSI Tech. Dig
, pp. 132-133
-
-
Shino, T.1
Higashi, T.2
Fujita, K.3
Ohsawa, T.4
Minami, Y.5
Yamada, T.6
Morikado, M.7
Nakajima, H.8
Inoh, K.9
Hamamoto, T.10
Nitayama, A.11
-
7
-
-
18144376522
-
Fully-depleted FBC (Floating Body Cell) with enlarged signal window and excellent logic process compatibility
-
T. Shino, T. Higashi, N. Kusunoki, K. Fujita, T. Ohsawa, N. Aoki, H. Tanimoto, Y. Minami, T. Yamada, M. Morikado, H. Nakajima, K. Inoh, T. Hamamoto, and A. Nitayama, "Fully-depleted FBC (Floating Body Cell) with enlarged signal window and excellent logic process compatibility," in IEDM Tech. Dig., 2004, pp. 281-284.
-
(2004)
IEDM Tech. Dig
, pp. 281-284
-
-
Shino, T.1
Higashi, T.2
Kusunoki, N.3
Fujita, K.4
Ohsawa, T.5
Aoki, N.6
Tanimoto, H.7
Minami, Y.8
Yamada, T.9
Morikado, M.10
Nakajima, H.11
Inoh, K.12
Hamamoto, T.13
Nitayama, A.14
-
8
-
-
21644483754
-
A capacitor-less DRAM cell on 75 nm gate length, 16 nm thin fully depleted SOI device for high density embedded memories
-
R. Ranica, A. Villaret, C. Fenouillet-Beranger, P. Malinge, P. Mazoyer, P. Masson, D. Delille, C. Charbuillet, P. Candelier, and T. Skotnicki, "A capacitor-less DRAM cell on 75 nm gate length, 16 nm thin fully depleted SOI device for high density embedded memories," in IEDM Tech. Dig., 2004, pp. 277-280.
-
(2004)
IEDM Tech. Dig
, pp. 277-280
-
-
Ranica, R.1
Villaret, A.2
Fenouillet-Beranger, C.3
Malinge, P.4
Mazoyer, P.5
Masson, P.6
Delille, D.7
Charbuillet, C.8
Candelier, P.9
Skotnicki, T.10
-
9
-
-
21644432584
-
Scalability study on a capacitorless IT-DRAM: From single-gate PD-SOI to double-gate FinDRAM
-
T. Tanaka, E. Yoshida, and T. Miyashita, "Scalability study on a capacitorless IT-DRAM: from single-gate PD-SOI to double-gate FinDRAM," in IEDM Tech. Dig., 2004, pp. 919-922.
-
(2004)
IEDM Tech. Dig
, pp. 919-922
-
-
Tanaka, T.1
Yoshida, E.2
Miyashita, T.3
-
10
-
-
0039740033
-
Charge-based large-signal model for thin-film SOI MOSFETs
-
Feb
-
H. K. Lim and J. G. Fossum, "Charge-based large-signal model for thin-film SOI MOSFETs," IEEE Trans. Electron Devices, vol. ED-32, no. 2, pp. 446-457, Feb. 1985.
-
(1985)
IEEE Trans. Electron Devices
, vol.ED-32
, Issue.2
, pp. 446-457
-
-
Lim, H.K.1
Fossum, J.G.2
|