메뉴 건너뛰기




Volumn 37, Issue 11, 2002, Pages 1510-1522

Memory design using a one-transistor gain cell on SOI

Author keywords

Capacitor less DRAM; DRAM; Embedded memory; Floating body transistor cell; Gain cell; Nondestructive readout; Silicon on insulator technology

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CHARGE; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; NONDESTRUCTIVE READOUT; SILICON ON INSULATOR TECHNOLOGY;

EID: 0036857083     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2002.802359     Document Type: Article
Times cited : (58)

References (8)
  • 1
    • 0035717044 scopus 로고    scopus 로고
    • COB stack DRAM cell technology beyond 100 nm technology node
    • Dec.
    • Y. Park and K. Kim, "COB stack DRAM cell technology beyond 100 nm technology node," IEDM Tech. Dig., pp. 391-394, Dec. 2001.
    • (2001) IEDM Tech. Dig. , pp. 391-394
    • Park, Y.1    Kim, K.2
  • 2
    • 17644443254 scopus 로고    scopus 로고
    • 2 DRAM cell with a double gate vertical transistor device for 100 nm and beyond
    • Dec.
    • 2 DRAM cell with a double gate vertical transistor device for 100 nm and beyond," IEDM Tech. Dig., pp. 415-418, Dec. 2001.
    • (2001) IEDM Tech. Dig. , pp. 415-418
    • Weis, R.1
  • 3
    • 0034429810 scopus 로고    scopus 로고
    • Phase-state low electron-number drive random access memory (PLEDM)
    • Feb.
    • K. Nakazato et al., "Phase-state low electron-number drive random access memory (PLEDM)," ISSCC Dig. Tech. Papers, pp. 132-133, Feb. 2000.
    • (2000) ISSCC Dig. Tech. Papers , pp. 132-133
    • Nakazato, K.1
  • 4
    • 0034430270 scopus 로고    scopus 로고
    • A 10 ns read and write nonvolatile memory array using a magnetic tunnel junction and FET switch in each cell
    • Feb.
    • R. Scheuerlein et al., "A 10 ns read and write nonvolatile memory array using a magnetic tunnel junction and FET switch in each cell," ISSCC Dig. Tech. Papers, pp. 128-129, Feb. 2000.
    • (2000) ISSCC Dig. Tech. Papers , pp. 128-129
    • Scheuerlein, R.1
  • 5
    • 0035054710 scopus 로고    scopus 로고
    • A 256 kb 3.0 V 1T1MTJ nonvolatile magnetoresistive RAM
    • Feb.
    • P. K. Naji et al., "A 256 kb 3.0 V 1T1MTJ nonvolatile magnetoresistive RAM," ISSCC Dig. Tech. Papers, pp. 122-123, Feb. 2001.
    • (2001) ISSCC Dig. Tech. Papers , pp. 122-123
    • Naji, P.K.1
  • 6
    • 0036104766 scopus 로고    scopus 로고
    • Memory design using one-transistor gain cell on SOI
    • Feb.
    • T. Ohsawa et al., "Memory design using one-transistor gain cell on SOI," ISSCC Dig. Tech. Papers, pp. 152-153, Feb. 2002.
    • (2002) ISSCC Dig. Tech. Papers , pp. 152-153
    • Ohsawa, T.1
  • 7
    • 0025433827 scopus 로고
    • The multistable charge-controlled memory effect in SOI MOS transistor at low temperatures
    • May
    • M. R. Tack et al., "The multistable charge-controlled memory effect in SOI MOS transistor at low temperatures," IEEE Trans. Electron Devices, vol. 37, pp. 1373-1382, May 1990.
    • (1990) IEEE Trans. Electron Devices , vol.37 , pp. 1373-1382
    • Tack, M.R.1
  • 8
    • 0027889264 scopus 로고
    • A capacitorless DRAM cell on SOI substrate
    • Dec.
    • H. Wann and C. Hu, "A capacitorless DRAM cell on SOI substrate," IEDM Tech. Dig., pp. 635-638, Dec. 1993.
    • (1993) IEDM Tech. Dig. , pp. 635-638
    • Wann, H.1    Hu, C.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.