A Multigigahertz Multimodulus Frequency Divider in 90-nm CMOS

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 12, 2006, Pages 1333-1337

  Ali, Moustafa ^a   Hegazi, Emad ^a  

^a Ain Shams University   (Egypt)

Author keywords

90 nm bulk CMOS; CML; freauency divider; low power; multimodulus

Indexed keywords

EMITTER COUPLED LOGIC CIRCUITS; FREQUENCY DIVIDING CIRCUITS; JITTER;

LOAD-SWITCHING TECHNIQUE; MULTIMODULUS FREQUENCY DIVIDER;

CMOS INTEGRATED CIRCUITS;

EID: 33947393592     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.885069     Document Type: Article

References (9)

1. M. H. Perrott, “Techniques for high data rate modulation and low power operation of fractional-N frequency synthesizers, ” PhD. dissertation, Dep. Elect. Eng. Comp. Sci., MIT, Cambridge, Sep. 1997, pp. 95–100.
2. C. S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli, and Z. Wang “A family of low-power truly modular programmable dividers in standard 0.35-pm CMOS technology, ” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1039–1045, Jul. 2000.
3. O. Mazouffre, J. B. Begueret, A. Cathelin, D. Belot, and Y. Deval, “A 2-GHz 2-mW SiGe BiCMOS frequency divider with new latch-based structure, ” in Dig. Tech. Papers Silicon Monolithic Integr. Circuits RE Systems, 2003, pp. 84–87.
4. M. A. Do, X. P. Yu, J. G. Ma, K. S. Yeo, R. Wu, and Q. X. Zhang, “Giga- programmable counter with low power consumption, ” Electron. Lett., vol. 39, no. 22, Oct. 30, 2003.
5. S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, “A 13.5-mW 5-GHz frequency synthesizer with dynamic-logicfrequency divider, ” IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 378–383, Feb. 2004.
6. X. P. Yu, M. A. Do, L. Jia, J. G. Ma, and K. S. Yeo, “Design of a low-power wideband high resolution programmable frequency divider, ” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 9, pp. 1098–1103, Sep. 2005.
7. E. de Foucauld, G. Billiot, and C. Mounet, “A BiCMOS upconverter with 1.9 GHz multiband frequency synthesizer for DVB-RCT application, ” in Proc. IEEE BCTM, 2005, pp. 244–247.
8. C. C. Boon, M. A. Do, K. S. Yeo, and J. G. Ma, “Fully integrated CMOS fractional-TV frequency divider for wideband mobile applications with spurs reduction, ” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 52, no. 6, pp. 1042–1048, Jun. 2005.
9. S.-C. Tseng, C. Meng, S.-Y. Li, J.-Y. Su, and G.-W. Huang, “2.4 GHz divide-by-256 ~271 single-ended frequency divider in standard 0.35-pm CMOS Technology, ” in Proc. APMC 2005, 2005, vol. 2, p. 4.