2.4 GHz divide-by-256-271 single-ended frequency divider in standard 0.35-μm CMOS technology

Asia-Pacific Microwave Conference Proceedings, APMC

Volumn 2, Issue , 2005, Pages

  Tseng, Sheng Che ^a   Meng, Chinchun ^a   Li, Shao Yu ^b   Su, Jen Yi ^a   Huang, Guo Wei ^c  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

^c NATIONAL NANO DEVICE LABORATORIES   (Taiwan)

Author keywords

CMOS; Current mode logic; Divide by 4 5; Prescaler; Single ended

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL CONTROL SYSTEMS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; EMITTER COUPLED LOGIC CIRCUITS; VARIABLE FREQUENCY OSCILLATORS;

CURRENT MODE LOGICS; LOW PHASE NOISE; PRESCALERS;

FREQUENCY DIVIDING CIRCUITS;

EID: 33847233935     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APMC.2005.1606402     Document Type: Conference Paper

References (5)

1. H.-D. Wohlmuth and D. Kehrer, "A 15 GHz 256/257 dual-modulus prescaler in 120 nm CMOS," European Solid-State Circuits Conference, pp. 77-80, 16-18 Sept. 2003
2. C.-Y. Yang, G.-K. Dehng, J.-M. Hsu and S.-I. Liu; "New dynamic flip-flops for high-speed dual- modulus prescaler," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1568-1571, 1998.
3. J. Navarro and W. Van Noije, "A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)," IEEE J. Solid-State Circuits, vol. 34, no. 1, pp. 97-102, 1999
4. J. Yuan and C. Svensson, "High-speed CMOS circuit technique," IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 62-70, 1989
5. R. Aparicio and A. Hajimiri, "A CMOS differential noise-shifting Colpitts VCO," Dig. Papers 2002 ISSCC Symp., vol. 1, pp. 288-289, 3-7 Feb. 2002