Fully integrated CMOS fractional-N frequency divider for wide-band mobile applications with spurs reduction

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 6, 2005, Pages 1042-1048

  Boon, Chirn Chye ^a   Do, Manh Anh ^a   Yeo, Kiat Seng ^a   Ma, Jian Guo ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

CMOS oscillator; Fractional N and frequency synthesizer; Quadrature oscillator

Indexed keywords

FREQUENCY DIVIDING CIRCUITS; FREQUENCY SYNTHESIZERS; MOBILE TELECOMMUNICATION SYSTEMS; PHASE CONTROL; VARIABLE FREQUENCY OSCILLATORS;

CMOS OSCILLATOR; FRACTIONAL-N FREQUENCY SYNTHESIZER; MODULUS CONTROL; PHASE CONTROL CIRCUITRY; PHASE SELECT; QUADRATURE OSCILLATOR;

CMOS INTEGRATED CIRCUITS;

EID: 22144478339     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.849124     Document Type: Article

References (13)

1. Y. Koo, H. Huh, Y. Cho, J. Lee, J. Park, K. Lee, D.-K. Jeong, and W. Kim, "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002.
2. S. Obote, Y. Sumi, K. Tsuda, K. Syoubu, and Y. Fukui, "Novel fractional-N PLL frequency synthesizer with reduced phase error," in Proc. IEEE Asia Pacific Conf. Circuits and Systems, Nov. 1996, pp. 45-48.
3. A. Rofougaran, G. Chang, J. J. Rael, J. Y. C. Chang, M. Rofougaran, P. J. Chang, M. Djafari, J. Min, E. Roth, A. A. Abidi, and H. Samueli, "A single-chip 900-MHz spread-spectmm wireless transceiver in 1-μm CMOS-part I: Architecture and transmitter design," IEEE J. Solid-State Circuits, vol. 33, no. 4, pp. 515-534, Apr. 1998.
4. T. P. Liu, "A 6.5-GHz monolithic CMOS voltage-controlled oscillator," Dig. Tech. Papers ISSCC, pp. 404-405, Feb. 1999.
5. P. Vancorenland and M. S. J. Steyaert, "A 1.57-GHz fully integrated very low-phase-noise quadrature VCO," IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 653-656, May 2002.
6. M. S. J. Steyaert, J. Janssens, B. de Muer, M. Borremans, and N. Itoh, "A 2-V CMOS cellular transceiver front-end," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1895-1907, Dec. 2000.
7. H. S. Kao and C. Y. Wu, "A compact CMOS 2 V low-power direct-conversion quadrature modulator merged with quadrature voltage-controlled oscillator and RF amplifier for 1.9-GHz RF transmitter applications," in Proc. IEEE ISCAS Circuits and Systems 2000, vol. 4, Geneva, Switzerland, 2000, pp. 765-768.
8. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3V dual modulus divide-by-128/129 prescaler in 0.7 μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 890-897, Jul. 1996.
9. B. Razavi, "A 5.2-GHz CMOS receiver with 62-dB image rejection," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 402-403, May 2001.
10. C. C. Boon, M. A. Do, K. S. Yeo, J. G. Ma, and R. Y. Zhao, "Parasitic-compensated quadrature LC oscillator," in Proc. IEE Circuits, Devices and Systems, vol. 151, Feb. 2004, pp. 45-48.
11. J. C. Rudell et al., "A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 2071-2088, Dec. 1997.
12. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS Circuit Design, Layout, and Simulation. New York: IEEE Press, 1998.
13. C. H. Park, K. Ook, and K. Beomsup, "A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching" IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 777-783, May 2001.