-
1
-
-
0024870484
-
Future trends for TFT integrated circuits on glass substrates
-
H. Oshima and S. Morozumi, "Future trends for TFT integrated circuits on glass substrates," in IEDM Tech. Dig., 1989, pp. 157-160.
-
(1989)
IEDM Tech. Dig
, pp. 157-160
-
-
Oshima, H.1
Morozumi, S.2
-
2
-
-
84954157901
-
Present and future trend of electron device technology in flat panel display
-
T. Uchida, "Present and future trend of electron device technology in flat panel display," in IEDM Tech. Dig., 1991, pp. 5-10.
-
(1991)
IEDM Tech. Dig
, pp. 5-10
-
-
Uchida, T.1
-
3
-
-
0025671540
-
A half-micron SRAM cell using a double-gated self-aligned polysilicon pMOS thin film transistor (TFT) load
-
A. O. Adan, K. Suzuki, H. Shibayama, and R. Miyake, "A half-micron SRAM cell using a double-gated self-aligned polysilicon pMOS thin film transistor (TFT) load," in Symp. VLSI Tech. Dig., 1990, pp. 19-20.
-
(1990)
Symp. VLSI Tech. Dig
, pp. 19-20
-
-
Adan, A.O.1
Suzuki, K.2
Shibayama, H.3
Miyake, R.4
-
4
-
-
0031644053
-
A novel pillar DRAM cell for 4 Git and beyond
-
H. J. Cho, F. Nemati, P. B. Griffin, and J. D. Plummer, "A novel pillar DRAM cell for 4 Git and beyond," in Symp. VLSI Tech. Dig., 1998, pp. 38-39.
-
(1998)
Symp. VLSI Tech. Dig
, pp. 38-39
-
-
Cho, H.J.1
Nemati, F.2
Griffin, P.B.3
Plummer, J.D.4
-
5
-
-
0029509673
-
Anomalous off-current mechanisms in n-channel poly-Si thin film transistors
-
Aug
-
P. Migliorato, C. Reita, G. Tallatida, M. Quinn, and G. Fortunato, "Anomalous off-current mechanisms in n-channel poly-Si thin film transistors," Solid State Electron., vol. 38, pp. 2075-2079, Aug. 1995.
-
(1995)
Solid State Electron
, vol.38
, pp. 2075-2079
-
-
Migliorato, P.1
Reita, C.2
Tallatida, G.3
Quinn, M.4
Fortunato, G.5
-
6
-
-
0027814115
-
Analysis of leakage currents in polysilicon thin film transistors
-
M. Hack, I.-W. Wu, T. H. King, and A. G. Lewis, "Analysis of leakage currents in polysilicon thin film transistors," in IEDM Tech. Dig., 1993, pp. 385-387.
-
(1993)
IEDM Tech. Dig
, pp. 385-387
-
-
Hack, M.1
Wu, I.-W.2
King, T.H.3
Lewis, A.G.4
-
7
-
-
0030214010
-
Leakage current mechanism in submicrometer polysilicon thin-film transistors
-
Aug
-
K. R. Olasupo and M. K. Hatalis, "Leakage current mechanism in submicrometer polysilicon thin-film transistors," IEEE Trans. Electron Devices, vol. 43, no. 8, pp. 1218-1223, Aug. 1996.
-
(1996)
IEEE Trans. Electron Devices
, vol.43
, Issue.8
, pp. 1218-1223
-
-
Olasupo, K.R.1
Hatalis, M.K.2
-
8
-
-
0030405963
-
A novel gate-overlapped LDD poly-Si thin-film transistor
-
Dec
-
K.-Y. Choi and M.-K. Han, "A novel gate-overlapped LDD poly-Si thin-film transistor," IEEE Electron Device Lett., vol. 17, no. 12, pp. 566-568, Dec. 1996.
-
(1996)
IEEE Electron Device Lett
, vol.17
, Issue.12
, pp. 566-568
-
-
Choi, K.-Y.1
Han, M.-K.2
-
9
-
-
0020089602
-
Conductivity behavior in polycrystalline semiconductor thin film transistors
-
J. Levinson, F. R. Shepherd, P. J. Scanlon, W. D. Westwood, G. Este, and M. Rider, "Conductivity behavior in polycrystalline semiconductor thin film transistors," J. Appl. Phys., vol. 53, pp. 1193-1202, 1982.
-
(1982)
J. Appl. Phys
, vol.53
, pp. 1193-1202
-
-
Levinson, J.1
Shepherd, F.R.2
Scanlon, P.J.3
Westwood, W.D.4
Este, G.5
Rider, M.6
-
10
-
-
0024894432
-
Drastically improved performance in poly-Si TFTs with channel dimensions comparable to grain size
-
N. Yamauchi, J. J. Hajjar, and R. Reif, "Drastically improved performance in poly-Si TFTs with channel dimensions comparable to grain size," in IEDM Tech. Dig., 1989, pp. 353-356.
-
(1989)
IEDM Tech. Dig
, pp. 353-356
-
-
Yamauchi, N.1
Hajjar, J.J.2
Reif, R.3
-
11
-
-
0024107422
-
Large on/off current ratio and low leakage current poly-Si TFTs with multichannel structure
-
Nov
-
T. Unagami and O. Kogure, "Large on/off current ratio and low leakage current poly-Si TFTs with multichannel structure," IEEE Trans. Electron Devices, no. 11, pp. 1986-1989, Nov. 1988.
-
(1988)
IEEE Trans. Electron Devices
, Issue.11
, pp. 1986-1989
-
-
Unagami, T.1
Kogure, O.2
-
12
-
-
2942549748
-
A study on the fabrication of a multigate/multichannel polysilcon thin film transistor
-
Mar
-
J. H. Park and C. J. Kim, "A study on the fabrication of a multigate/multichannel polysilcon thin film transistor," Jpn. J. Appl. Phys., vol. 36, pp. 1428-1432, Mar. 1997.
-
(1997)
Jpn. J. Appl. Phys
, vol.36
, pp. 1428-1432
-
-
Park, J.H.1
Kim, C.J.2
-
13
-
-
0036931224
-
A new multichannel dual-gate poly-Si TFT employing excimer laser annealing recrystallization on pre-patterned a-Si thin film
-
I. H. Song, C. H. Kim, S. H. Kang, W. J. Nam, and M. K. Han, "A new multichannel dual-gate poly-Si TFT employing excimer laser annealing recrystallization on pre-patterned a-Si thin film," in IEDM Tech. Dig., 2002, pp. 561-564.
-
(2002)
IEDM Tech. Dig
, pp. 561-564
-
-
Song, I.H.1
Kim, C.H.2
Kang, S.H.3
Nam, W.J.4
Han, M.K.5
-
14
-
-
0027847411
-
Scaling theory for double-gate SOI MOSFETs
-
Dec
-
K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, "Scaling theory for double-gate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 40, no. 12, pp. 2326-2329, Dec. 1993.
-
(1993)
IEEE Trans. Electron Devices
, vol.40
, Issue.12
, pp. 2326-2329
-
-
Suzuki, K.1
Tanaka, T.2
Tosaka, Y.3
Horie, H.4
Arimoto, Y.5
-
15
-
-
0038104277
-
High performance fully-de-pleted tri-gate CMOS transistors
-
Apr
-
B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, "High performance fully-de-pleted tri-gate CMOS transistors," IEEE Electron Device Lett., vol. 24, no. 4, pp. 263-265, Apr. 2003.
-
(2003)
IEEE Electron Device Lett
, vol.24
, Issue.4
, pp. 263-265
-
-
Doyle, B.S.1
Datta, S.2
Doczy, M.3
Hareland, S.4
Jin, B.5
Kavalieros, J.6
Linton, T.7
Murthy, A.8
Rios, R.9
Chau, R.10
-
16
-
-
0035475617
-
Sub-60-nm quasi-planar FinFETs fabricated using a simplified process
-
Oct
-
N. Lindert, L. Chang, Y. K. Choi, E. H. Anderson, W. C. Lee, T. J. King, J. Bokor, and C. Hu, "Sub-60-nm quasi-planar FinFETs fabricated using a simplified process," IEEE Electron Device Lett., vol. 22, no. 10, pp. 487-489, Oct. 2001.
-
(2001)
IEEE Electron Device Lett
, vol.22
, Issue.10
, pp. 487-489
-
-
Lindert, N.1
Chang, L.2
Choi, Y.K.3
Anderson, E.H.4
Lee, W.C.5
King, T.J.6
Bokor, J.7
Hu, C.8
-
17
-
-
0033169527
-
Effect of LDD structure and channel poly-Si thinning on a gate-all-around TFT (GAT) for SRAMs
-
Aug
-
S. Miyamoto, S. Maegawa, S. Maeda, T. Ipposhi, H. Kuriyama, T. Nishimura, and N. Tsubouchi, "Effect of LDD structure and channel poly-Si thinning on a gate-all-around TFT (GAT) for SRAMs," IEEE Trans. Electron Devices, vol. 46, no. 8, pp. 1693-1698, Aug. 1999.
-
(1999)
IEEE Trans. Electron Devices
, vol.46
, Issue.8
, pp. 1693-1698
-
-
Miyamoto, S.1
Maegawa, S.2
Maeda, S.3
Ipposhi, T.4
Kuriyama, H.5
Nishimura, T.6
Tsubouchi, N.7
|