VLSI-efficient scheme and FPGA realization for robotic mapping in a dynamic environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 1, 2007, Pages 118-123

  Kumar, P Rajesh ^a   Sridharan, K ^a,b  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Dynamic environment; Exploration; Field programmable gate array (FPGA) realization; Mobile robot; Ultrasonic sensors

Indexed keywords

ASSOCIATIVE STORAGE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUSTRIAL ROBOTS; MOBILE ROBOTS; PARALLEL PROCESSING SYSTEMS; ULTRASONIC SENSORS;

ASSOCIATIVE MEMORY; DYNAMIC ENVIRONMENT; EXPLORATION;

VLSI CIRCUITS;

EID: 33847703804     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2007.891100     Document Type: Article

References (11)

1. S. Thomson and S. Kagami, "Stereo vision terrain modeling for non-planar mobile robot mapping and navigation," in Proc. IEEE Int. Conf. Syst., Man Cybern., 2004, pp. 5392-5397.
2. J. Miura, Y. Negishi, and Y. Shirai, "Mobile robot map generation by integrating omnidirectional stereo and laser range finder," in Proc. IEEE/RSJ Int. Conf. Intell. Robots Syst., 2002, pp. 250-255.
3. T. Duckett and U. Nehmzow, "Mobile robot self-localisation and measurement of performance in middle-scale environments," Robot. Autonomous Syst., vol. 24, pp. 57-69, 1998.
4. R. Biswas, B. Limketkai, S. Sanner, and S. Thrun, "Towards object mapping in non-stationary environments with mobile robots," in Proc. Int. Conf. Intell. Robots Syst., 2002, pp. 1014-1019.
5. H. Zha, K. Tanaka, and T. Hasegawa, "Detecting changes in a dynamic environment for updating its maps by using a mobile robot," in Proc. Ira. Symp. Int. Robots Syst., 1997, pp. 1729-1734.
6. E. Prassler, J. Scholz, and P. Fiorini, "Navigating a robotic wheelchair in a railway station during rush hour," Int. J. Robot. Res., vol. 18, no. 7, pp. 711-727, Jul. 1999.
7. P. R. Kumar, "New algorithms and FPGA implementations for robot exploration and landmark determination in an unknown environment," Ph.D. dissertation, Indian Institute of Technology Madras, Chennai, India, 2006.
8. J. Jang, S. Choi, and V. Prasanna, "Energy and time-efficient matrix multiplication on FPGAs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 11, pp. 1305-1319, Nov. 2005.
9. V. Tiwari, S. Malik, and P. Ashar, "Guarded evaluation: Pushing power management to logic synthesis/design," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 17, no. 10, pp. 1051-1060, Oct. 1998.
10. XAPP173 - Using BlockSelectRAM+Memory in Spartan-II FPGAs [Online]. Available: http://www.xilinx.com 2000
11. S. Choi, R. Scrofano, V. Prasanna, and J.-W. Jang, "Energy-efficient signal processing using FPGAs," in Proc. 11th ACM Int. Symp. Field Program. Gate. Arrays, 2003, pp. 225-234.