Integrating multiple forms of multithreaded execution on multi-SMT systems: A study with scientific applications

QEST 2005 - Proceedings Second International Conference on the Quantitative Evaluation of SysTems

Volumn 2005, Issue , 2005, Pages 199-209

  Curtis Maury, Matthew ^a   Wang, Tanping ^a   Antonopoulos, Christos ^a   Nikolopoulos, Dimitrios ^a  

^a The College of William and Mary   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTITHREADED EXECUTION; PARALLEL CODES; PARALLELIZATION; PRECOMPUTATION;

BINARY CODES; COMPUTER HARDWARE; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS;

SURFACE MOUNT TECHNOLOGY;

EID: 33847261237     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/QEST.2005.16     Document Type: Conference Paper

References (20)

1. C. Bekas and E. Gallopoulos. Cobra: Parallel Path Following for Computing the Matrix Pseudospectrum. Parallel Computing, 27(8): 1879-1896, July 2001.
2. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, and J. Shen. Speculative Precomputation: Long-Range Prefetching of Delinquent Loads. In Proc. of the 28th Annual International Symposium on Computer Architecture (ISCA-2001), pages 14-25, Goteborg, Sweden, July 2001.
3. M. Curtis-Maury, T. Wang, C. Antonopoulos, and D. Nikolopoulos. Integrating Multiple Forms of Multithreaded Execution on SMT Processors: A Quantitative Study with Scientific Workloads. Technical report, Department of Computer Science, College of William and Mary, http://www.cs.wm.edu/mfcurt/ downloads/FormsTR.pdf, April 2005.
4. F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, F. Lundholm, A. Moestedt, J. Nilsson, P. Stenström, and B. Werner. SimICS/sun4m: A Virtual Workstation. In Proc. of the 1998 USENIX Annual Technical Conference, New Orleans, LA, June 1998.
5. G. A. Grell, J. Dudhia, and D. R. Stauffer. A Description of the Fifth-Generation Penn State/NCAR Mesoscale Model (MM5). NCAR Technical Note NCAR/TN-398 + STR, National Center For Atmospheric Research (NCAR), June 1995.
6. K. Ibrahim and G. Byrd. Extending OpenMP to Support Slipstream Execution Mode. In Proc. of the 17th International Parallel and Distributed Processing Symposium (IPDPS'2003), Nice, France, April 2003.
7. Intel Inc. Intel VTune Performance Analyser. http://www.intel.com/ software/products/vtune, 2003.
8. H. Jin, M. Frumkin, and J. Yan. The OpenMP Implementation of NAS Parallel Benchmarks and its Performance. Technical report nas-99-011, NASA Ames Research Center, October 1999.
9. R. Kalla, B. Sinharoy, and J. Tendler. IBM POWER5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro, 24(2):40-47, March 2004.
10. R. Kumar, N. Jouppi, and D. Tullsen. Conjoined-Core Chip Multiprocessing. In Proc. of the 37th International Symposium on Microarchitecture (MICRO-37), pages 195-206, Portland, OR, December 2004.
11. J. Lo, J. Emer, H. Levy, R. Stamm, D., and S. Eggers. Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading. ACM Transactions on Computer Systems, 15(3):322-353, August 1997.
12. OpenMP Architecture Review Board. OpenMP Application Program Interface, Version 2.5 edition, May 2004.
13. A. Roth and G. Sohi. A Quantitative Framework for Quantitative Pre-Execution Thread Selection. In Proc. of the 35th IEEE/ACM Annual International Symposium on Microarchitecture (MICRO-35), Istanbul, Turkey, November 2002.
14. A. Snavely and D. Tullsen. Symbiotic Job Scheduling for a Simultaneous Multithreading Processor. In Proc. of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'IX), pages 234-244, Cambridge, Massachusetts, November 2000.
15. X. Tian, Y. Chen, M. Girkar, S. Ge, R. Lienhart, and S. Shah. Exploring the Use of Hyper-Threading Technology for Multimedia Applications with Intel OpenMP Compiler. In Proc. of the 17th International Parallel and Distributed Processing Symposium, Nice, France, April 2003.
16. N. Tuck and D. Tullsen. Initial Observations of the Simultaneous Multithreading Pentium 4 Processor. In Proc. of the 2003 International Conference on Parallel Architectures and Compilation Techniques (PACT'2003), New Orleans, LA, September 2003.
17. D. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. In Proceedings of the 22nd Intenational Symposium on Computer Architecture, pages 392 - 403, June 1995.
18. H. Wang, P. Wang, R. Weldon, S. Ettinger, H. Saito, M. Girkar, S. Liao, and J. Shen. Speculative Precomputation: Exploring the Use of Multithreading for Latency. Intel Technology Journal, 6(1), February 2002.
19. T. Wang, C. Antonopoulos, and D. Nikolopoulos. smt-SPRINTS: Software Precomputation with Intelligent Streaming for Resource-Constrained SMTs. In Proc. of the 11th European Conference on Parallel Computing (EuroPar'2005), Lisbon, Portugal, August 2005.
20. Y. Zhang, M. Burcea, V. Cheng, R. Ho, V. Cheng, and M. Voss. An Adaptive OpenMP Loop Scheduler for Hyperthreaded SMPs. In Proc. of PDCS-2004: International Conference on Parallel and Distributed Computing Systems, San Francisco, CA, September 2004.