-
1
-
-
27844607771
-
Compiler support for workqueuing execution model for intel smp architectures
-
Sep.
-
E. Su, X. Tian, M. Girkar, G. Haab, S. Shah, and P. Petersen, "Compiler Support for Workqueuing Execution Model for Intel SMP Architectures", in Proc. of European Workshop on OpenMP (EWOMP), Sep. 2002.
-
(2002)
Proc. of European Workshop on OpenMP (EWOMP)
-
-
Su, E.1
Tian, X.2
Girkar, M.3
Haab, G.4
Shah, S.5
Petersen, P.6
-
2
-
-
79952493967
-
Speaker independent audio-visual continuous speech recognition
-
Aug.
-
L. Liang, X. Liu, M. Zhao, X. Pi, and A. V. Nefian, "Speaker Independent Audio-Visual Continuous Speech Recognition, " in Proc. of Int'l Conf. on Multimedia and Expo, vol. 2, pp. 25-28, Aug. 2002.
-
(2002)
Proc. of Int'l Conf. on Multimedia and Expo
, vol.2
, pp. 25-28
-
-
Liang, L.1
Liu, X.2
Zhao, M.3
Pi, X.4
Nefian, A.V.5
-
3
-
-
1942448564
-
Intel openmp c++/fortran compiler for hyper-threading technology: Implementation and performance
-
X. Tian, A. Bik, M. Girkar, P. Grey, H. Saito, and E. Su, "Intel OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance", Intel Technology Journal, Q1, 2002. (http://www. intel. com/technology/itj)
-
(2002)
Rfsti Intel Technology Journal, Q1
-
-
Tian, X.1
Bik, A.2
Girkar, M.3
Grey, P.4
Saito, H.5
Su, E.6
-
4
-
-
0001087280
-
Hyper-threading technology microarchitecture and architecture
-
D. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton, "Hyper-Threading Technology Microarchitecture and Architecture, " Intel Technology Journal, Vol. 6, Q1, 2002.
-
(2002)
Intel Technology Journal
, vol.6
, pp. Q1
-
-
Marr, D.1
Binns, F.2
Hill, D.L.3
Hinton, G.4
Koufaty, D.A.5
Miller, J.A.6
Upton, M.7
-
5
-
-
0344907492
-
Media applications on hyper-threading technology
-
Y.-K. Chen, M. Holliman, E. Debes, S. Zheltov, A. Knyazev, S. Bratanov, R. Belenov, and I. Santos, "Media Applications on Hyper-Threading technology, " Intel Technology Journal, Q1 2002.
-
(2002)
Intel Technology Journal
, pp. Q1
-
-
Chen, Y.-K.1
Holliman, M.2
Debes, E.3
Zheltov, S.4
Knyazev, A.5
Bratanov, S.6
Belenov, R.7
Santos, I.8
-
6
-
-
0037660155
-
-
Mar. OpenMP Architecture Review Board V2. 0
-
OpenMP Architecture Review Board, "OpenMP C++ Application Program Interface, " V2. 0, Mar. 2002. (http://www. openmp. org)
-
(2002)
OpenMP C++ Application Program Interface
-
-
-
7
-
-
2342522488
-
Handling long-latency loads in a simultaneous multithreading processor
-
Dec.
-
D. M. Tullsen and J. A. Brown, "Handling Long-Latency Loads in a Simultaneous Multithreading Processor, " in Proc. of Micro-34, Dec. 2001.
-
(2001)
Proc. of Micro-34
-
-
Tullsen, D.M.1
Brown, J.A.2
-
8
-
-
0344908850
-
Automatic intra-register vectorization for the intel årchitecture
-
Apr.
-
A. Bik, M. Girkar, P. Grey, and X. Tian, "Automatic Intra-Register Vectorization for the Intel årchitecture, " Inter'l Journal of Parallel Programming, vol. 30, no. 2, Apr. 2002.
-
(2002)
Inter'l Journal of Parallel Programming
, vol.30
, Issue.2
-
-
Bik, A.1
Girkar, M.2
Grey, P.3
Tian, X.4
-
9
-
-
0344595778
-
-
V2. 0, Nov. OpenMP Architecture Review Board
-
OpenMP Architecture Review Board, "OpenMP Fortran Application Program Interface, " V2. 0, Nov. 2000. (http://www. openmp. org)
-
(2000)
OpenMP Fortran Application Program Interface
-
-
-
11
-
-
27144489164
-
A tutorial on support vector machines for pattern recognition
-
Jun.
-
C. Burges, "A Tutorial on Support Vector Machines for Pattern Recognition", Data Mining and Knowledge Discovery, vol. 2, no. 2, pp. 121-167, Jun. 1998.
-
(1998)
Data Mining and Knowledge Discovery
, vol.2
, Issue.2
, pp. 121-167
-
-
Burges, C.1
-
12
-
-
0030672497
-
A new algorithm for partial redundancy elimination based on SSA form
-
Jun.
-
F. Chow, S. Chan, R. Kennedy, S. Liu, R. Lo, and P. Tu, "A new algorithm for partial redundancy elimination based on SSA form, " in Proc. of ACM Conf. on Programming Language Design and Implementation (SIGPLAN), pp. 273-286, Jun. 1997.
-
(1997)
Proc. of ACM Conf. on Programming Language Design and Implementation (SIGPLAN)
, pp. 273-286
-
-
Chow, F.1
Chan, S.2
Kennedy, R.3
Liu, S.4
Lo, R.5
Tu, P.6
-
13
-
-
12444316748
-
Automatic parallelization for symmetric shared-memory multiprocessors, in
-
Nov.
-
J.-H. Chow, L. E. Lyon, and V. Sarkar, "Automatic Parallelization for Symmetric Shared-Memory Multiprocessors, in Proc. of CASCON, pp. 76-89, Nov. 1996.
-
(1996)
Proc. of CASCON
, pp. 76-89
-
-
Chow, J.-H.1
Lyon, L.E.2
Sarkar, V.3
-
15
-
-
0029200683
-
Simultaneous multithreading: Maximizing on-chip parallelism
-
Jun.
-
D. M. Tullsen, S. J. Eggers, and H. M. Levy, "Simultaneous Multithreading: Maximizing On-Chip Parallelism", In Proc. of Int'l Symp. on Computer Architecture, pp. 392-403, Jun. 1995.
-
(1995)
Proc. of Int'l Symp. on Computer Architecture
, pp. 392-403
-
-
Tullsen, D.M.1
Eggers, S.J.2
Levy, H.M.3
|